[go: up one dir, main page]

Kashyap et al., 2004 - Google Patents

Closed-form expressions for extending step delay and slew metrics to ramp inputs for RC trees

Kashyap et al., 2004

View HTML
Document ID
14055118908300170579
Author
Kashyap C
Alpert C
Liu F
Devgan A
Publication year
Publication venue
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

External Links

Snippet

Recent years have seen significant research in finding closed form expressions for the delay of an RC circuit that improves upon the Elmore delay model. However, several of these formulae assume a step excitation, leaving it to the reader to find a suitable extension to …
Continue reading at www.academia.edu (HTML) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/82—Noise analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring

Similar Documents

Publication Publication Date Title
Kashyap et al. Closed-form expressions for extending step delay and slew metrics to ramp inputs for RC trees
Saraswat et al. A fast algorithm and practical considerations for passive macromodeling of measured/simulated data
Alpert et al. RC delay metrics for performance optimization
US8924906B2 (en) Determining a design attribute by estimation and by calibration of estimated value
Tellez et al. Minimal buffer insertion in clock trees with skew and slew rate constraints
Alpert et al. A two moment RC delay metric for performance optimization
JP4435685B2 (en) Method for extracting wiring parasitics related to filtered interconnections in integrated circuits
Liu et al. A delay metric for RC circuits based on the Weibull distribution
US8516420B1 (en) Sensitivity and static timing analysis for integrated circuit designs using a multi-CCC current source model
US20120078605A1 (en) Methods and Apparatuses for Circuit Simulation
Agarwal et al. Simple metrics for slew rate of RC circuits based on two circuit moments
Kashyap et al. PERI: A technique for extending delay and slew metrics to ramp inputs
Kashyap et al. An" effective" capacitance based delay metric for RC interconnect
Kashyap et al. Closed form expressions for extending step delay and slew metrics to ramp inputs
Ismail et al. DTT: direct truncation of the transfer function-an alternative to moment matching for tree structured interconnect
Alpert et al. Closed-form delay and slew metrics made easy
US7594209B2 (en) Method for incorporating Miller capacitance effects in digital circuits for an accurate timing analysis
US8306804B2 (en) System, an apparatus and a method for performing chip-level electrostatic discharge simulations
Alpert et al. Delay and slew metrics using the lognormal distribution
Dounavis et al. Efficient sensitivity analysis of lossy multiconductor transmission lines with nonlinear terminations
Signorini et al. Power and Signal Integrity co-simulation via compressed macromodels of high-speed transceivers
Kim et al. Closed-form RC and RLC delay models considering input rise time
Zhou et al. A distributed-RCL model for MCM layout
Chen et al. Closed-form crosstalk noise metrics for physical design applications
US6606587B1 (en) Method and apparatus for estimating elmore delays within circuit designs