[go: up one dir, main page]

Liu et al., 2014 - Google Patents

Three-dimensional and 2.5 dimensional interconnection technology: State of the art

Liu et al., 2014

View PDF
Document ID
13673874466044189413
Author
Liu D
Park S
Publication year
Publication venue
Journal of Electronic Packaging

External Links

Snippet

Three-dimensional (3D) packaging with through-silicon-vias (TSVs) is an emerging technology featuring smaller package size, higher interconnection density, and better performance; 2.5 D packaging using silicon interposers with TSVs is an incremental step …
Continue reading at ws.binghamton.edu (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps

Similar Documents

Publication Publication Date Title
Liu et al. Three-dimensional and 2.5 dimensional interconnection technology: State of the art
Lau Overview and outlook of three-dimensional integrated circuit packaging, three-dimensional Si integration, and three-dimensional integrated circuit integration
Sakuma et al. 3D chip-stacking technology with through-silicon vias and low-volume lead-free interconnections
JP5357241B2 (en) Semiconductor device and manufacturing method of semiconductor device
US8237273B2 (en) Metal post chip connecting device and method free to use soldering material
Lau Chiplet design and heterogeneous integration packaging
Sakuma et al. IMC bonding for 3D interconnection
KR101684787B1 (en) Semiconductor package device and method of forming same
Asahi et al. High productivity thermal compression bonding for 3D-IC
Liu et al. Advances in the fabrication processes and applications of wafer level packaging
CN107591387A (en) Semiconductor package part and the method for forming the semiconductor package part
TWI566305B (en) Method for manufacturing three-dimensional integrated circuit
Wang et al. Development of underfilling and thermo-compression bonding processes for stacking multi-layer 3D ICs
Tu et al. Electronic packaging science and technology
TWI788189B (en) Semiconductor package and manufacturing method thereof
KR101859340B1 (en) Substrate design for semiconductor packages and method of forming same
Kurita et al. Vertical integration of stacked DRAM and high-speed logic device using SMAFTI technology
Li et al. 3D Microelectronic packaging: from architectures to applications
CN112447535B (en) Methods and apparatus for integrated group bonding and encapsulation of stacked microelectronic devices
JP5385471B2 (en) Manufacturing method of semiconductor device
US9263376B2 (en) Chip interposer, semiconductor device, and method for manufacturing a semiconductor device
US8384215B2 (en) Wafer level molding structure
CN111477588B (en) A vertical interconnect wafer level packaging method and structure
US20230307307A1 (en) Multichip interconnect package
US11869822B2 (en) Semiconductor package and manufacturing method thereof