[go: up one dir, main page]

Sunandha et al., 2020 - Google Patents

Implementation of modified Dual-CLCG method for pseudorandom bit generation

Sunandha et al., 2020

Document ID
13157671662021646392
Author
Sunandha B
Kumar P
Publication year
Publication venue
2020 International Conference on Smart Electronics and Communication (ICOSEC)

External Links

Snippet

Linear Congruential Generator is the popular and most used algorithm for generating the pseudorandom number. The “Modified dual-CLCG” method, said to be secure pseudorandom bit sequence (PRBG) among the various available LFSR, LCG, Dual CLCG …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/506—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G06F7/582—Pseudo-random number generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G06F7/588—Random number generators, i.e. based on natural stochastic processes
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
    • G06F7/724—Finite field arithmetic
    • G06F7/726—Inversion; Reciprocal calculation; Division of elements of a finite field
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/72—Indexing scheme relating to groups G06F7/72 - G06F7/729
    • G06F2207/7219—Countermeasures against side channel or fault attacks
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/84—Generating pulses having a predetermined statistical distribution of a parameter, e.g. random pulse generators

Similar Documents

Publication Publication Date Title
Panda et al. FPGA implementation of 8, 16 and 32 bit LFSR with maximum length feedback polynomial using VHDL
Panda et al. Modified dual-CLCG method and its VLSI architecture for pseudorandom bit generation
JP7251164B2 (en) RANDOM NUMBER GENERATOR, SEMICONDUCTOR DEVICE, AND PROGRAM
US8880574B2 (en) State machine and generator for generating a description of a state machine feedback function
Katti et al. Efficient hardware implementation of a new pseudo-random bit sequence generator
JP5165755B2 (en) Cryptographic random number generator using finite field operations
Hobincu et al. FPGA implementation of a chaos based PRNG targetting secret communication
CN112491543A (en) IC card decryption method based on improved Montgomery modular exponentiation circuit
Panda et al. Design and FPGA prototype of 1024-bit Blum-Blum-Shub PRBG architecture
Sunandha et al. Implementation of modified Dual-CLCG method for pseudorandom bit generation
Panda et al. FPGA prototype of low latency BBS PRNG
Li et al. A chaos-based pseudo random number generator using timing-based reseeding method
El-Razouk et al. New architectures for digit-level single, hybrid-double, hybrid-triple field multiplications and exponentiation using Gaussian normal bases
Collinsworth et al. Stochastic number generators with minimum probability conversion circuits
Gupta et al. Design of modified dual-CLCG algorithm for pseudo-random bit generator
Babitha et al. FPGA based N-bit LFSR to generate random sequence number
Thomas et al. FPGA-optimised high-quality uniform random number generators
Justin et al. FPGA implementation of high quality random number generator using LUT based shift registers
Reji et al. Three-Operand Binary Addition Using Parallel Prefix Adders
CN109558111B (en) True random number generating device based on metastable state characteristic of D trigger
Ishikawa et al. Stochastic number duplicators based on bit re-arrangement using randomized bit streams
Rajagopalan et al. Design of boolean chaotic oscillator using CMOS technology for true random number generation
Mita et al. Pseudo-random sequence generators with improved inviolability performance
Bakiri et al. One random jump and one permutation: Sufficient conditions to chaotic, statistically faultless, and large throughput PRNG for FPGA
Caballero-Gil et al. Using linear hybrid cellular automata to attack the shrinking generator