[go: up one dir, main page]

Devgan et al., 2000 - Google Patents

How to efficiently capture on-chip inductance effects: Introducing a new circuit element K

Devgan et al., 2000

View PDF
Document ID
13009431979167695806
Author
Devgan A
Ji H
Dai W
Publication year
Publication venue
IEEE/ACM International Conference on Computer Aided Design. ICCAD-2000. IEEE/ACM Digest of Technical Papers (Cat. No. 00CH37140)

External Links

Snippet

On-chip inductance extraction and analysis is becoming increasing critical. Inductance extraction can be difficult, cumbersome and impractical on large designs as inductance depends on the current return path-which is typically unknown prior to extracting and …
Continue reading at www.cecs.uci.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5077—Routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30861—Retrieval from the Internet, e.g. browsers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/20—Handling natural language data
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL

Similar Documents

Publication Publication Date Title
Devgan et al. How to efficiently capture on-chip inductance effects: Introducing a new circuit element K
US8949102B2 (en) Method and system for power delivery network analysis
US8768677B2 (en) Coupled analysis simulation apparatus and coupled analysis simulation method
US7448010B1 (en) Methods and mechanisms for implementing virtual metal fill
Yu et al. RWCap: A floating random walk solver for 3-D capacitance extraction of very-large-scale integration interconnects
Ekman Electromagnetic modeling using the partial element equivalent circuit method
Ruehli et al. Skin-effect loss models for time-and frequency-domain PEEC solver
Fan et al. Modeling DC power-bus structures with vertical discontinuities using a circuit extraction approach based on a mixed-potential integral equation
Chen et al. ParAFEMCap: A parallel adaptive finite-element method for 3-D VLSI interconnect capacitance extraction
JP4803127B2 (en) Differential line EMI analysis system, differential line EMI analysis method and program
Veremey et al. Efficient computation of interconnect capacitances using the domain decomposition approach
Minz et al. 3D module placement for congestion and power noise reduction
US20060224373A1 (en) Electromagnetic solutions for full-chip analysis
Chen et al. A direct domain-decomposition-based time-domain finite-element method of linear complexity for simulating multiscaled structures in integrated circuit systems
Cao et al. A PEEC with a new capacitance model for circuit simulation of interconnects and packaging structures
Daniel et al. Interconnect electromagnetic modeling using conduction modes as global basis functions
US7434186B1 (en) Method and system for calculating high frequency limit capacitance and inductance for coplanar on-chip structure
Elfadel et al. A multiconductor transmission line methodology for global on-chip interconnect modeling and analysis
Srivastava et al. Analytical expressions for high-frequency VLSI interconnect impedance extraction in the presence of a multilayer conductive substrate
Zhang et al. Toeplitz-plus-Hankel matrix recovery for Green’s function computations on general substrates
Elfadel et al. A CAD methodology and tool for the characterization of wide on-chip buses
Du et al. Capture high-frequency partial inductance more accurately by gauss quadrature integration with skin-effect model
Li et al. PEEC model of a spiral inductor generated by Fasthenry
US11501049B1 (en) Systems and methods for modeling interactions of power and signals in a multi-layered electronic structure
Kusnadi et al. A method of measuring nets routability for MCM's general area routing problems