[go: up one dir, main page]

Kang et al., 1988 - Google Patents

FISHNET: a distributed architecture for high-performance local computer networks

Kang et al., 1988

Document ID
12946816792109531586
Author
Kang Y
Herzog J
Spragins J
Publication year
Publication venue
IEEE transactions on computers

External Links

Snippet

FISHNET (facilities integrated in a shared habitat network) addresses the problem of effectively integrating a wide variety of computers, terminals, memory devices and computer peripherals in a local environment. High performance is achieved by effectively separating …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. local area networks [LAN], wide area networks [WAN]
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L43/00—Arrangements for monitoring or testing packet switching networks
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks

Similar Documents

Publication Publication Date Title
US7940666B2 (en) Communication node architecture in a globally asynchronous network on chip system
McQuillan et al. The new routing algorithm for the ARPANET
Pande et al. Performance evaluation and design trade-offs for network-on-chip interconnect architectures
US5768529A (en) System and method for the synchronous transmission of data in a communication network utilizing a source clock signal to latch serial data into first registers and a handshake signal to latch parallel data into second registers
Dias et al. Packet switching interconnection networks for modular systems
Penney et al. Survey of computer communications loop networks: Part 1
JPH06214966A (en) Multipath torus switch device
Carstensen et al. A converter control field bus protocol for power electronic systems with a synchronization accuracy of±5ns
US6961691B1 (en) Non-synchronized multiplex data transport across synchronous systems
Grunwald et al. Networks for parallel processors: Measurements and prognostications
Chou et al. Synchronizing asynchronous bounded delay networks
Franklin et al. Asynchronous and clocked control structures for VLSI based interconnection networks
Song et al. Adaptive stochastic routing in fault-tolerant on-chip networks
US5163068A (en) Arbitrarily large clock networks with constant skew bound
JP2548897B2 (en) Method and apparatus for centrally determining virtual transmission delay in a network of counter synchronous communication devices
Humblet et al. Topology broadcast algorithms
Kang et al. FISHNET: a distributed architecture for high-performance local computer networks
JPH03506085A (en) Multilevel parallel communication architecture for multiprocessor computer systems
Hopper Local area computer communication networks
Labetoulle et al. HDLC throughput and response time for bidirectional data flow with nonuniform frame sizes
Ezz-Eldin et al. Analysis and design of networks-on-chip under high process variation
Abu-Amara A fast topology maintenance algorithm for high-bandwidth networks
Chlebus et al. Fast gossiping with short unreliable messages
Penney et al. Survey of computer communications loop networks: Part 2
Joerg et al. The Monsoon interconnection network