Tan et al., 2017 - Google Patents
Highly uniform zinc blende GaAs nanowires on Si (111) using a controlled chemical oxide templateTan et al., 2017
- Document ID
- 12862468213269590838
- Author
- Tan S
- Genuist Y
- Den Hertog M
- Bellet-Amalric E
- Mariette H
- Pelekanos N
- Publication year
- Publication venue
- Nanotechnology
External Links
Snippet
GaAs-based nanowires (NWs) can be grown without extrinsic catalyst using the Ga-assisted vapor–liquid–solid method in an epitaxy reactor, on Si (111) substrates covered with native oxide. Despite its wide use, the conventional method fails to provide a good control over …
- 239000002070 nanowire 0 title abstract description 147
Classifications
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02538—Group 13/15 materials
- H01L21/02546—Arsenides
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies; Multistep manufacturing processes therefor characterised by the materials of which they are formed
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Plissard et al. | Gold-free growth of GaAs nanowires on silicon: arrays and polytypism | |
US8273591B2 (en) | Super lattice/quantum well nanowires | |
US9231060B2 (en) | Eptaxial structure | |
US10134599B2 (en) | Self-anchored catalyst metal-assisted chemical etching | |
Gibson et al. | Opportunities and pitfalls in patterned self-catalyzed GaAs nanowire growth on silicon | |
US9099307B2 (en) | Method for making epitaxial structure | |
Bastiman et al. | Growth map for Ga-assisted growth of GaAs nanowires on Si (111) substrates by molecular beam epitaxy | |
Namazi et al. | Selective GaSb radial growth on crystal phase engineered InAs nanowires | |
Hakkarainen et al. | Lithography-free oxide patterns as templates for self-catalyzed growth of highly uniform GaAs nanowires on Si (111) | |
Tan et al. | Highly uniform zinc blende GaAs nanowires on Si (111) using a controlled chemical oxide template | |
Merckling et al. | Selective area growth of InP in shallow trench isolation on large scale Si (001) wafer using defect confinement technique | |
US9105484B2 (en) | Epitaxial stucture | |
US20160133478A1 (en) | Methods for etching substrate and semiconductor devices | |
US8859402B2 (en) | Method for making epitaxial structure | |
Cuypers et al. | Wet chemical etching of InP for cleaning applications: I. An oxide formation/oxide dissolution model | |
Pantle et al. | Selective area growth of GaN nanowires and nanofins by molecular beam epitaxy on heteroepitaxial diamond (001) substrates | |
US20170117147A1 (en) | Facet-selective growth of nanoscale wires | |
Alkhaldi et al. | Void evolution and porosity under arsenic ion irradiation in GaAs1− xSbx alloys | |
Srinadhu et al. | Shape transitions of Cu3Si islands grown on Si (1 1 1) and Si (1 0 0) | |
Ansah-Antwi et al. | Growth optimization and characterization of GaN epilayers on multifaceted (111) surfaces etched on Si (100) substrates | |
Dropiewski et al. | MBE growth and digital etch of GaSb/InAs nanowires on Si for logic applications | |
Naureen et al. | Generation of substrate-free III–V nanodisks from user-defined multilayer nanopillar arrays for integration on Si | |
Shekhar et al. | Realization of smooth side profile using diffusion-controlled wet chemical etching for HgTe/(Hg, Cd) Te heterostructures | |
Prabhakaran et al. | Fabrication of buried epitaxial CoSi 2 layer through selective diffusion | |
Vert et al. | Integration of InP and InGaAs on 300 mm Si wafers using chemical mechanical planarization |