[go: up one dir, main page]

Launders et al., 2005 - Google Patents

Switching-activity directed clustering algorithm for low net-power implementation of FPGAs

Launders et al., 2005

Document ID
12805583030357021234
Author
Launders S
Doyle C
Cooper W
Publication year
Publication venue
International Workshop on Power and Timing Modeling, Optimization and Simulation

External Links

Snippet

In this paper we present an innovative clustering technique which is combined with a simple tool configuration search aimed at power minimisation in LUT (look-up table)-based FPGAs. The goal of our technique is to reduce the capacitance on high power consuming nets by …
Continue reading at link.springer.com (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses

Similar Documents

Publication Publication Date Title
Shang et al. Dynamic power consumption in Virtex™-II FPGA family
Van Toan et al. FPGA-based multi-level approximate multipliers for high-performance error-resilient applications
Li et al. Architecture evaluation for power-efficient FPGAs
Chen et al. Low-power high-level synthesis for FPGA architectures
US7870529B2 (en) Operational cycle assignment in a configurable IC
Parameshwara et al. Low-power hybrid 1-bit full-adder circuit for energy efficient arithmetic applications
Benini et al. Glitch power minimization by selective gate freezing
Zhang et al. Clock-gating in FPGAs: A novel and comparative evaluation
US10162918B1 (en) Integrated circuit retiming with selective modeling of flip-flop secondary signals
US7814452B1 (en) Function symmetry-based optimization for physical synthesis of programmable integrated circuits
Tang et al. FPGA-SPICE: A simulation-based power estimation framework for FPGAs
Jun et al. Exploiting implementation diversity and partial connection of routers in application-specific network-on-chip topology synthesis
Sun et al. Survey of FPGA low power design
Launders et al. Switching-activity directed clustering algorithm for low net-power implementation of FPGAs
Uma et al. Performance of adders with logical optimization in FPGA
Lim et al. Flip-flop insertion with shifted-phase clocks for FPGA power reduction
Palchaudhuri et al. Highly compact automated implementation of linear CA on FPGAs
Bard et al. Reducing power consumption in FPGAs by pipelining
Liu et al. Timing‐Driven NonuniformDepopulation‐Based Clustering
Thakur et al. CMOS design of area and power efficient multiplexer using tree topology
Lazzari et al. A new quaternary FPGA based on a voltage-mode multi-valued circuit
Yang et al. Yet another many-objective clustering (YAMO-Pack) for FPGA CAD
Schumacher et al. Fast RTL power estimation for FPGA designs
Dinh et al. BDD-based circuit restructuring for reducing dynamic power
Iqbal et al. Optimizing routing network of shared hardware design for multiple application circuits