Xu et al., 2011 - Google Patents
Offset-corrected 5GHz CMOS dynamic comparator using bulk voltage trimming: Design and analysisXu et al., 2011
- Document ID
- 12754686329187629314
- Author
- Xu Y
- Belostotski L
- Haslett J
- Publication year
- Publication venue
- 2011 IEEE 9th International New Circuits and systems conference
External Links
Snippet
This paper presents an improved two-stage dynamic comparator using a bulk voltage trimming technique for offset calibration. The comparator requires only a one-phase clock while exerting no extra load on the first stage, leading to higher operating speed. The …
- 238000004458 analytical method 0 title abstract description 8
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
- H03F3/45071—Differential amplifiers with semiconductor devices only
- H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
- H03F3/45179—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using MOSFET transistors as the active amplifying circuit
- H03F3/45183—Long tailed pairs
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
- H03F3/45071—Differential amplifiers with semiconductor devices only
- H03F3/45479—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection
- H03F3/45928—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection using IC blocks as the active amplifying circuit
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
- H03F3/45071—Differential amplifiers with semiconductor devices only
- H03F3/45479—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection
- H03F3/45632—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection in differential amplifiers with FET transistors as the active amplifying circuit
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356104—Bistable circuits using complementary field-effect transistors
- H03K3/356113—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit
- H03K3/35613—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit the input circuit having a differential configuration
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
- H03K5/22—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
- H03K5/24—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude
- H03K5/2472—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude using field effect transistors
- H03K5/2481—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude using field effect transistors with at least one differential stage
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45101—Control of the DC level being present
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/01—Details
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/10—Calibration or testing
- H03M1/1009—Calibration
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Chan et al. | A reconfigurable low-noise dynamic comparator with offset calibration in 90nm CMOS | |
Nikoozadeh et al. | An analysis of latch comparator offset due to load capacitor mismatch | |
Xu et al. | Offset-corrected 5GHz CMOS dynamic comparator using bulk voltage trimming: Design and analysis | |
JP5412639B2 (en) | Comparator and analog-digital converter | |
US8836376B2 (en) | Comparator and A/D converter | |
Jeon et al. | Offset voltage analysis of dynamic latched comparator | |
Jeon et al. | A CMOS low-power low-offset and high-speed fully dynamic latched comparator | |
JP5334366B2 (en) | Semiconductor integrated circuit | |
CN110622417B (en) | Comparison circuit | |
US9590560B2 (en) | Summing amplifier and method thereof | |
US9178499B2 (en) | Low-power offset-stored latch | |
US7081845B2 (en) | Current mode analog-to-digital converter | |
US20100283535A1 (en) | System and Method for a Reference Generator | |
TW202416658A (en) | Dynamic amplifier with reduced sensitivity | |
US11381207B2 (en) | Apparatus and method for an analog to digital converter | |
EP3070845B1 (en) | Comparison circuit | |
EP2124336B1 (en) | High-speed latched comparator circuit | |
JP2007243656A (en) | A/d converter | |
Souliotis et al. | An offset cancelation technique for latch type sense amplifiers | |
US12107592B2 (en) | Comparator offset correction | |
Tsirmpas et al. | A high speed dynamic comparator with automatic offset compensation | |
TWI855684B (en) | Comparator circuit with speed control element | |
JP5361922B2 (en) | Current correction circuit for current source circuit | |
JP2013207697A (en) | Sample hold circuit | |
US11804806B2 (en) | Charge-steering amplifier circuit and control method thereof |