Huang et al., 2001 - Google Patents
A low-power LFSR architectureHuang et al., 2001
View PDF- Document ID
- 12697762842108361556
- Author
- Huang T
- Lee K
- Publication year
- Publication venue
- Proceedings 10th Asian Test Symposium
External Links
Snippet
LFSR's are widely used in the BIST environment. In [1] a multiphase technique is proposed to reduce the data transitions (DTs) in both the LFSR and the circuit under test. However, its multiphase clock generator is implemented by a conventional Johnson counter with a …
- 238000000034 method 0 abstract description 3
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/40—Gating or clocking signals applied to all stages, i.e. synchronous counters
- H03K23/50—Gating or clocking signals applied to all stages, i.e. synchronous counters using bi-stable regenerative trigger circuits
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/037—Bistable circuits
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/64—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
- H03K19/21—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/004—Counters counting in a non-natural counting order, e.g. random counters
- H03K23/005—Counters counting in a non-natural counting order, e.g. random counters using minimum change code, e.g. Gray Code
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Balla et al. | Low power dissipation MOS ternary logic family | |
US5327019A (en) | Double edge single data flip-flop circuitry | |
JPH07504076A (en) | Dual edge-triggered memory device and system | |
EP1900098B1 (en) | Multi-phase frequency divider | |
Morgenshtein et al. | Asynchronous gate-diffusion-input (GDI) circuits | |
US6140845A (en) | Pseudo-dynamic differential flip-flop | |
US6208188B1 (en) | Synchronizing circuit for receiving an asynchronous input signal | |
JP2508588B2 (en) | Serial / parallel conversion circuit | |
Huang et al. | A low-power LFSR architecture | |
Ismail et al. | Low power design of Johnson counter using clock gating | |
KR960701539A (en) | SINGLE-ENDED PULSE GATING CIRCUIT | |
Perri et al. | Fast and energy-efficient Manchester carry-bypass adders | |
JP3703333B2 (en) | Logical connection information converter | |
Yang et al. | Low-power high-level synthesis using latches | |
Shams | Modeling and optimization of CMOS logic circuits with application to asynchronous design | |
Ismail et al. | A design scheme of toggle operation based Johnson counter with efficient clock gating | |
Hang et al. | Improved structure for adiabatic CMOS circuits design | |
Singar et al. | Power Analysis of Novel Glitch Resistant DET-FF | |
Haniotakis et al. | Memory-less pipeline dynamic circuit design technique | |
Subha et al. | Low power conventional universal shift register using 4: 1 multiplexer | |
Garnica et al. | Fine-grain asynchronous circuits for low-power high performance DSP implementations | |
JPH0429248B2 (en) | ||
JP2565144B2 (en) | Serial-parallel converter | |
US20090153201A1 (en) | Differential multiphase frequency divider | |
Tripathi et al. | Low-Power Shift Registers Using Fully Static Contention Free Single-Phase Clocked Flip Flop |