[go: up one dir, main page]

Chen et al., 2018 - Google Patents

Analysis on Key-leakage Hardware Trojan of SM4 Algorithm

Chen et al., 2018

Document ID
12166995402220567084
Author
Chen Y
Zhang Z
Wu L
Zhang X
Yang Y
Publication year
Publication venue
2018 12th IEEE International Conference on Anti-counterfeiting, Security, and Identification (ASID)

External Links

Snippet

The cryptographic algorithm is an important part of the security system. Its purpose is to ensure that the attacker can not obtain the correct transmissive information if he has stolen the ciphertext but has not the secret key between the sender and the receiver. Therefore, the …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/82—Protecting input, output or interconnection devices
    • G06F21/83—Protecting input, output or interconnection devices input devices, e.g. keyboards, mice or controllers thereof
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
    • H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
    • H04L9/32—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication including means for verifying the identity or authority of a user of the system or for message authentication, e.g. authorization, entity authentication, data integrity or data verification, non-repudiation, key authentication or verification of credentials
    • H04L9/3297—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication including means for verifying the identity or authority of a user of the system or for message authentication, e.g. authorization, entity authentication, data integrity or data verification, non-repudiation, key authentication or verification of credentials involving time stamps, e.g. generation of time stamps
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
    • H04L2209/12—Details relating to cryptographic hardware or logic circuitry
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L63/00—Network architectures or network communication protocols for network security
    • H04L63/14—Network architectures or network communication protocols for network security for detecting or protecting against malicious traffic

Similar Documents

Publication Publication Date Title
Francq et al. Introduction to hardware Trojan detection methods
Tehranipoor et al. A survey of hardware trojan taxonomy and detection
Becker et al. Stealthy dopant-level hardware trojans
Jin et al. Hardware Trojans in wireless cryptographic ICs
Koteshwara et al. Key-based dynamic functional obfuscation of integrated circuits using sequentially triggered mode-based design
Tehranipoor et al. A survey of hardware trojan taxonomy and detection
Azar et al. {COMA}: Communication and Obfuscation Management Architecture
Shila et al. Design, implementation and security analysis of hardware Trojan threats in FPGA
Wang et al. Ensuring cryptography chips security by preventing scan-based side-channel attacks with improved DFT architecture
Xu et al. Secure remote sensing and communication using digital PUFs
Kumar et al. Detection of hardware Trojan in SEA using path delay
Hussain et al. Packet leak detection on hardware-trojan infected NoCs for MPSoC systems
Kasper et al. Side channels as building blocks
Al-Anwar et al. Hardware trojan protection for third party IPs
Kounelis et al. Run-time effect by inserting hardware trojans, in combinational circuits
Niknia et al. Aging effects on template attacks launched on dual-rail protected chips
Mohankumar et al. Lightweight logic obfuscation in combinational circuits for improved security—An analysis
Chen et al. Analysis on Key-leakage Hardware Trojan of SM4 Algorithm
Haider et al. Hatch: A formal framework of hardware trojan design and detection
Baby et al. Reconfigurable LUT-based dynamic obfuscation for hardware security
Kaur et al. Analytical classifications of side channel attacks, glitch attacks and fault injection techniques: their countermeasures
Rajendran Security challenges in hardware used for smart environments
Potestad-Ordóñez et al. Trivium stream cipher countermeasures against fault injection attacks and DFA
Wang et al. Preventing Scan‐Based Side‐Channel Attacks by Scan Obfuscating with a Configurable Shift Register
Chhabra et al. Hardware obfuscation of AES IP core using combinational hardware Trojan circuit for secure data transmission in IoT applications