[go: up one dir, main page]

Kong et al., 2001 - Google Patents

Conditional-capture flip-flop for statistical power reduction

Kong et al., 2001

Document ID
12117802153493893898
Author
Kong B
Kim S
Jun Y
Publication year
Publication venue
IEEE Journal of Solid-State Circuits

External Links

Snippet

This paper describes a family of novel low-power flip-flops, collectively called conditional- capture flip-flops (CCFFs). They achieve statistical power reduction by eliminating redundant transitions of internal nodes. These flip-flops also have negative setup time and thus provide …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/012—Modifications of generator to improve response time or to decrease power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096—Synchronous circuits, i.e. using clock signals
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
    • H03K23/40—Gating or clocking signals applied to all stages, i.e. synchronous counters
    • H03K23/50—Gating or clocking signals applied to all stages, i.e. synchronous counters using bi-stable regenerative trigger circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption

Similar Documents

Publication Publication Date Title
Kong et al. Conditional-capture flip-flop for statistical power reduction
Nedovic et al. Dual-edge triggered storage elements and clocking strategy for low-power systems
Mishra et al. A partially static high frequency 18t hybrid topological flip-flop design for low power application
Consoli et al. Novel class of energy-efficient very high-speed conditional push–pull pulsed latches
Jeong et al. Self-timed pulsed latch for low-voltage operation with reduced hold time
Shah et al. A glitch free variability resistant high speed and low power sense amplifier based flip flop for digital sequential circuits
Kumar Mishra et al. Design and analysis of ultra‐low power 18T adaptive data track flip‐flop for high‐speed application
Wang et al. Low-power redundant-transition-free TSPC dual-edge-triggering flip-flop using single-transistor-clocked buffer
Joo et al. Low-power high-speed sense-amplifier-based flip-flops with conditional bridging
Oskuii Comparative study on low-power high-performance flip-flops
JPH04298115A (en) flip flop circuit
Stojanovic et al. A unified approach in the analysis of latches and flip-flops for low-power systems
Yu Low-power double edge-triggered flip-flop circuit design
Xiang et al. Design of a low-power pulse-triggered flip-flop with conditional clock technique
Naik et al. Design of a low power flip-flop using CMOS deep sub micron technology
Yu et al. Dual edge-triggered d-type flip-flop with low power consumption
Wu et al. Low-power design of sequential circuits using a quasi-synchronous derived clock
Noble et al. A novel flip-flop design for low power clocking system
Wang et al. Low power explicit-pulsed single-phase-clocking dual-edge-triggering pulsed latch using transmission gate
Abhishek et al. Low Power DET Flip-Flops Using C-Element
Rasouli et al. Double edge triggered feedback flip-flop in sub 100nm technology
Yu et al. A novel design of low power double edge-triggered flip-flop
Lee et al. A PVT variation-tolerant static single-phase clocked dual-edge triggered flip-flop for aggressive voltage scaling
Rahiminejad et al. Low-power pulsed hybrid flip-flop based on a C-element
Gupta et al. Comparative analysis of single-phase-clocked low power flip-flops with transmission-gate flip-flop