Michard et al., 2016 - Google Patents
0.18-µm CMOS driver optimization for maximum data rate under power and area constraintsMichard et al., 2016
View PDF- Document ID
- 11424255288293978888
- Author
- Michard A
- Ferreira P
- Carpentier J
- Publication year
- Publication venue
- 2016 14th IEEE International New Circuits and Systems Conference (NEWCAS)
External Links
Snippet
This paper presents a Mach-Zehnder-based transmitter in 0.18 μm CMOS. An asymmetric driver is proposed to achieve a large output swing on the optical modulator. The logical effort method was applied on each driver block in order to optimize the propagation delay. The …
- 238000005457 optimization 0 title description 7
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/01—Details
- H03K3/012—Modifications of generator to improve response time or to decrease power consumption
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP6295778B2 (en) | Optical semiconductor device and drive circuit control method | |
| TWI858188B (en) | Linear photonic processors and related methods | |
| US9880405B2 (en) | Slow-light silicon optical modulator | |
| WO2016150263A1 (en) | P-n junction | |
| US20140068534A1 (en) | Designing Photonic Switching Systems Utilizing Equalized Drivers | |
| Liao et al. | A 50-Gb/s PAM4 Si-photonic transmitter with digital-assisted distributed driver and integrated CDR in 40-nm CMOS | |
| Pal et al. | Junction-less optical phase shifter loaded silicon Mach–Zehnder modulator | |
| Michard et al. | 0.18-µm CMOS driver optimization for maximum data rate under power and area constraints | |
| Ishihara et al. | An integrated optical parallel adder as a first step towards light speed data processing | |
| CN104410403B (en) | Twin voltage sub-threshold level converter | |
| Binggeli et al. | Scaling optical communication for on-chip interconnect | |
| KR101058865B1 (en) | Single-Supply Voltage Pass Gate-Level Translator for Multiple-Supply Voltage Systems | |
| Moazeni et al. | Microsecond optical switching network of processor SoCs with optical I/O | |
| CN104956260A (en) | All-optical logic gate | |
| CN100471061C (en) | CMOS level shift flip-flop with conditional discharge and differential input and output | |
| Matsuo et al. | BDD variable ordering for minimizing power consumption of optical logic circuits | |
| Stojanović et al. | Manycore processor networks with monolithic integrated CMOS photonics | |
| PramodKumar et al. | A Novel Voltage Level-Up Shifter Design for Power Efficient Methods Using Dual Current Mirror Technique | |
| US9018984B2 (en) | Driver for high speed electrical-optical modulator interface | |
| Hsueh et al. | Optical Comb-Based Monolithic Photonic-Electronic Accelerators for Self-Attention Computation | |
| Kumar et al. | A 80Gb/s PAM4 All-Silicon Ring-Based Optical Transmitter With CMOS IC | |
| CN114265260B (en) | D trigger based on optical single-ring mosaic resonant cavity | |
| CN1331308C (en) | Voltage transfer circuit | |
| CN109856889B (en) | Automatic bias control device for parallel demultiplexing module of optical analog-to-digital conversion system | |
| Sera | DLL-based PWM actuation for real time regulation of photonic integrated circuits |