[go: up one dir, main page]

Sharawi et al., 2008 - Google Patents

The design and simulation of a 400/533Mbps DDR-II SDRAM memory interconnect bus

Sharawi et al., 2008

View PDF
Document ID
11218611756230480206
Author
Sharawi M
Al-Qdah M
Publication year
Publication venue
Proc. IEEE Int. Multi-Conf. Syst., Signals Devices

External Links

Snippet

A major bottleneck in today's computer system performance is the speed of the main memory bus. A memory bus should be carefully designed for good signal integrity (SI) and timing performance. This paper presents the design, modelling and simulation of a double …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4063—Device-to-bus coupling
    • G06F13/4068—Electrical coupling
    • G06F13/4086—Bus impedance matching, e.g. termination
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0213—Electrical arrangements not otherwise provided for
    • H05K1/0237—High frequency adaptations
    • H05K1/0245—Lay-out of balanced signal pairs, e.g. differential lines or twisted lines
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007—Types of components
    • H05K2201/10159—Memory
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by G11C11/00
    • G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
    • G11C5/063—Voltage and signal distribution in integrated semi-conductor memory access lines, e.g. word-line, bit-line, cross-over resistance, propagation delay
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10431—Details of mounted components
    • H05K2201/10507—Involving several components
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output (I/O) data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1066—Output synchronization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application

Similar Documents

Publication Publication Date Title
US11994982B2 (en) Memory module with distributed data buffers
KR100691583B1 (en) Multi-drop bus structure memory system with multiple termination resistors
US8675429B1 (en) Optimal channel design for memory devices for providing a high-speed memory interface
EP2718969A1 (en) Above motherboard interposer with peripheral circuits
KR100375147B1 (en) Circuit module
CN101231878B (en) Memory system and memory access method
TWI459867B (en) Electronic device
US6449166B1 (en) High capacity memory module with higher density and improved manufacturability
US20160179733A1 (en) Two-part electrical connector
US7542305B2 (en) Memory module having on-package or on-module termination
Sharawi et al. The design and simulation of a 400/533Mbps DDR-II SDRAM memory interconnect bus
US7106610B2 (en) High speed memory interface
Mutnury et al. Analysis of fully buffered DIMM interface in high-speed server applications
Lee et al. Parallel branching of two 2-DIMM sections with write-direction impedance matching for an 8-drop 6.4-Gb/s SDRAM interface
Pham et al. Design, modeling and simulation methodology for source synchronous DDR memory subsystems
Kim et al. Impact of System-in-Package in side-by-side discrete SoC-DRAM configurations on SI, PI and thermal performance
TW493126B (en) Modular bus with serially connected signal lines
Jouppi et al. CACTI-IO technical report
Gupta et al. Impact of DBI Feature on Peak Distortion Analysis of LPDDR5 at 6400Mbps
Ma et al. Comprehensive analysis of crosstalk effect at ddr channel
Beyene et al. Signal and power integrity analysis of a 256-GB/s double-sided IC package with a memory controller and 3D stacked DRAM
US20070126462A1 (en) Enabling multiple memory modules for high-speed memory interfaces
Lee et al. A Low-power DRAM Controller ASIC with a 36% Reduction in Average Active Power by Increasing On-die Termination Resistance
Kim et al. A Novel Interposer Channel Structure with Vertical Tabbed Vias to Reduce Far-End Crosstalk for Next-Generation High-Bandwidth Memory. Micromachines 2022, 13, 1070
CN119846437A (en) Test conversion component and test system