[go: up one dir, main page]

Liu et al., 2005 - Google Patents

DAMQ Self-Compacting Buffer Schemes for Systems with Network-On-Chip.

Liu et al., 2005

View PDF
Document ID
1118897289687153257
Author
Liu J
Delgado-Frias J
Publication year
Publication venue
CDES

External Links

Snippet

In this paper we present two novel buffer schemes for systems-on-chip applications that have an interconnection network. The proposed schemes are based on a DAMQ self- compacting buffer. These schemes outperform existing approaches. In addition the schemes …
Continue reading at www.eecs.wsu.edu (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
    • H04L2012/5679—Arbitration or scheduling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding through a switch fabric
    • H04L49/253—Connections establishment or release between ports
    • H04L49/254—Centralized controller, i.e. arbitration or scheduling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems
    • H04L12/56—Packet switching systems
    • H04L12/5693—Queue scheduling in packet switching networks
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Switching fabric construction
    • H04L49/103—Switching fabric construction using shared central buffer, shared memory, e.g. time switching
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/15—Interconnection of switching modules
    • H04L49/1553—Interconnection of ATM switching modules, e.g. ATM switching fabrics
    • H04L49/1561—Distribute and route fabrics, e.g. Batcher-Banyan
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding through a switch fabric
    • H04L49/256—Routing or path finding in ATM switching fabrics
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/50—Overload detection; Overload protection
    • H04L49/505—Corrective Measures, e.g. backpressure
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic regulation in packet switching networks
    • H04L47/10—Flow control or congestion control
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/20—Support for services or operations
    • H04L49/201—Multicast or broadcast
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication

Similar Documents

Publication Publication Date Title
Ma et al. Whole packet forwarding: Efficient design of fully adaptive routing algorithms for networks-on-chip
Feliciian et al. An asynchronous on-chip network router with quality-of-service (QoS) support
CN105871742A (en) Adaptive router in NoC (network-on-chip) on basis of virtual output queue mechanism
Oveis-Gharan et al. Efficient dynamic virtual channel organization and architecture for NoC systems
Ni et al. Circular buffered switch design with wormhole routing and virtual channels
Zhang et al. A multi-VC dynamically shared buffer with prefetch for network on chip
Liu et al. DAMQ Self-Compacting Buffer Schemes for Systems with Network-On-Chip.
Liu et al. A shared self-compacting buffer for network-on-chip systems
Palesi et al. Design of bandwidth aware and congestion avoiding efficient routing algorithms for networks-on-chip platforms
Kodi et al. Design of energy-efficient channel buffers with router bypassing for network-on-chips (NoCs)
Parane et al. LBNoC: design of low-latency router architecture with lookahead bypass for network-on-chip using FPGA
Zhang et al. A fast and fair shared buffer for high-radix router
Chi et al. Design and implementation of a routing switch for on-chip interconnection networks
Whelihan et al. Memory optimization in single chip network switch fabrics
Liu et al. A DAMQ shared buffer scheme for network-on-chip
Kranich et al. NoC switch with credit based guaranteed service support qualified for GALS systems
Latif et al. Performance evaluation of modern network-on-chip router architectures
Gharan et al. Packet-based adaptive virtual channel configuration for noc systems
Paliwal et al. Performance analysis of guaranteed throughput and best effort traffic in network-on-chip under different traffic scenario
Wu et al. Dynamic channel flow control of networks-on-chip systems for high buffer efficiency
Avani et al. Efficient dynamic virtual channel architecture for NoC systems
Oveis-Gharan et al. Dynamic VC organization for efficient NoC communication
US12143302B1 (en) Highly optimized network-on-chip design at large scale
Qian et al. A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels
Lanzar et al. Buffers Sharing Switch Design Exploiting Dynamic Traffic Orientation in a NoC