Zakaria et al., 2014 - Google Patents
An overview and simulation study of conventional flash memory floating gate device using concept FN tunnelling mechanismZakaria et al., 2014
View PDF- Document ID
- 11141515132166068775
- Author
- Zakaria M
- Hashim M
- Hashim U
- Ayub R
- Adam T
- Al-Mufii A
- Publication year
- Publication venue
- Proc. of V-th Int. Conf. on Intelligent Systems, Modeling and Simulation
External Links
Snippet
The aim of this paper is to present an overview, simulation and modeling study to improve the performance of Flash Memory (FM) devices such as programming speed and programming voltage. To improve the performing of FM device, the tunnel barrier thickness …
- 230000015654 memory 0 title abstract description 28
Classifications
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
- H01L29/7881—Programmable transistors with only two possible levels of programmation
- H01L29/7883—Programmable transistors with only two possible levels of programmation charging by tunnelling of carriers, e.g. Fowler-Nordheim tunnelling
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/105—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
- H01L27/112—Read-only memory structures [ROM] and multistep manufacturing processes therefor
- H01L27/115—Electrically programmable read-only memories; Multistep manufacturing processes therefor
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
- H01L29/40—Electrodes; Multistep manufacturing processes therefor
- H01L29/41—Electrodes; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/4234—Gate electrodes for transistors with charge trapping gate insulator
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in H01L21/20 - H01L21/268
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Lee et al. | Metal nanocrystal memory with high-/spl kappa/tunneling barrier for improved data retention | |
Lee et al. | Nonvolatile memory with a metal nanocrystal/nitride heterogeneous floating-gate | |
Zhu et al. | Fabrication, characterization and simulation of high performance Si nanowire-basednon-volatile memory cells | |
Cho et al. | A novel self-aligned highly reliable sidewall split-gate flash memory | |
TW200419733A (en) | Single bit nonvolatile memory cell and methods for programming and erasing thereof | |
Zakaria et al. | An overview and simulation study of conventional flash memory floating gate device using concept FN tunnelling mechanism | |
US8824208B2 (en) | Non-volatile memory using pyramidal nanocrystals as electron storage elements | |
CN101299350A (en) | Charge trapping memory structure and programming method thereof | |
Pei et al. | MOSFET Nonvolatile Memory with High-Density Cobalt-Nanodots Floating Gate and $\hbox {HfO} _ {\bf 2} $ High-k Blocking Dielectric | |
CN104733045A (en) | Double-bit flash memory, and programming, erasing and reading method thereof | |
Beug et al. | Investigation of program saturation in scaled interpoly dielectric floating-gate memory devices | |
Wang et al. | Characterization of scaled MANOS nonvolatile semiconductor memory (NVSM) devices | |
CN112349328B (en) | Programming method of charge trapping flash memory | |
CN104253160B (en) | A kind of B4 Flash with convex surface grid structure | |
White et al. | Advancements in nanoelectronic SONOS nonvolatile semiconductor memory (NVSM) devices and technology | |
Jain et al. | Investigation of band-gap engineered Silicon-oxide-nitride-oxide-silicon flash memory with High-k dielectrics in tunnel barrier and its impact on charge retention dynamics | |
Dimitrakis et al. | Silicon nanocrystal memories | |
Hossain et al. | Multilayer layer graphene nanoribbon flash memory: Analysis of programming and erasing operation | |
Zakaria et al. | A simulation study of the effect engineered tunnel barrier to the floating gate flash memory devices | |
Kim et al. | Charge trapping devices using a bilayer oxide structure | |
Molas et al. | Investigation of charge-trap memories with AlN based band engineered storage layers | |
Ahmad et al. | Reliability of graphene as charge storage layer in floating gate flash memory | |
Dhavse et al. | Performance Appraisal and Static Behaviour Modeling of a Nano-scale Flash Memory Cell by Using Quantum Dots' Floating Gate. | |
CN101997001B (en) | Flash memory unit and operation method thereof | |
Lee et al. | 2T-FN eNVM with 90 nm logic process for smart card |