[go: up one dir, main page]

Kim et al., 2003 - Google Patents

Minimizing inductive noise in system-on-a-chip with multiple power gating structures

Kim et al., 2003

View PDF
Document ID
11055375315606497824
Author
Kim S
Kosonocky S
Knebel D
Stawiasz K
Heidel D
Immediato M
Publication year
Publication venue
ESSCIRC 2004-29th European Solid-State Circuits Conference (IEEE Cat. No. 03EX705)

External Links

Snippet

A multiple power domain strategy in which each power domain has an independent power gating structure is an effective means for reducing leakage power consumption in a system- on-a-chip. During an individual power gating structure power-mode transition, however …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. varying supply voltage
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption

Similar Documents

Publication Publication Date Title
Kim et al. Understanding and minimizing ground bounce during mode transition of power gating structures
Kim et al. Experimental measurement of a novel power gating structure with intermediate power saving mode
Kim et al. Minimizing inductive noise in system-on-a-chip with multiple power gating structures
US7750680B2 (en) Automatic extension of clock gating technique to fine-grained power gating
Teh et al. A 77% energy-saving 22-transistor single-phase-clocking D-flip-flop with adaptive-coupling configuration in 40nm CMOS
Lackey et al. Managing power and performance for system-on-chip designs using voltage islands
US7126370B2 (en) Power gating techniques able to have data retention and variability immunity properties
US8499230B2 (en) Critical path monitor for an integrated circuit and method of operation thereof
Calhoun et al. Device sizing for minimum energy operation in subthreshold circuits
Mutoh et al. Design method of MTCMOS power switch for low-voltage high-speed LSIs
Kim et al. Reducing ground-bounce noise and stabilizing the data-retention voltage of power-gating structures
Sanchez et al. A versatile 3.3/2.5/1.8-V CMOS I/O driver built in a 0.2-/spl mu/m, 3.5-nm Tox, 1.8-V CMOS technology
Eireiner et al. In-situ delay characterization and local supply voltage adjustment for compensation of local parametric variations
Ortega et al. Static power reduction techniques for asynchronous circuits
US7646210B2 (en) Method and system for low-power level-sensitive scan design latch with power-gated logic
Chowdhury et al. Innovative power gating for leakage reduction
Priya et al. Early register transfer level (rtl) power estimation in real-time system-on-chips (socs)
Kim et al. Ultralow-voltage power gating structure using low threshold voltage
Abdollahi et al. Leakage current reduction in sequential circuits by modifying the scan chains
Chang et al. Detecting resistive shorts for CMOS domino circuits
Lee et al. Power-gating structure with virtual power-rail monitoring mechanism
Joshi et al. Reductions of instantaneous power by ripple scan clocking
Calin et al. Built-in current sensor for IDDQ testing in deep submicron CMOS
Parsa et al. A new structure of low-power and low-voltage double-edge triggered flip-flop
Miura et al. A low-loss built-in current sensor