[go: up one dir, main page]

Yoon et al., 2018 - Google Patents

Efficient and reliable NAND flash channel for high-speed solid state drives

Yoon et al., 2018

Document ID
10854281558484306401
Author
Yoon J
Jeong W
Jeon W
Ro W
Publication year
Publication venue
2018 International Conference on Electronics, Information, and Communication (ICEIC)

External Links

Snippet

Current generation NAND Flash Memories (NFMs) focused on optimizing data transfer time. However, depends on our analysis, the proportion of control overhead in channel efficiency has increased by up to 30.1%. By increasing the transmission rate of the control signals, it is …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/08Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1012Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/0223User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/023Free address space management
    • G06F12/0238Free address space management in non-volatile memory
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/10Programming or data input circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output (I/O) data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F2212/00Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/20Employing a main memory using a specific memory technology
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/16Handling requests for interconnection or transfer for access to memory bus
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from or digital output to record carriers, e.g. RAID, emulated record carriers, networked record carriers

Similar Documents

Publication Publication Date Title
US11775178B2 (en) Data storage systems and methods for improved data relocation based on read-level voltages associated with error recovery
US10049005B2 (en) Flash memory control apparatus utilizing buffer to temporarily storing valid data stored in storage plane, and control system and control method thereof
US9183143B2 (en) Memory device that specifies a size of a segment of write data
US9627079B1 (en) Storage device, memory system having the same, and operating method thereof
KR102081588B1 (en) the method of ECC decoder operation and the memory controller including it
CN106484316B (en) Method for managing a memory device, memory device and controller
KR102669909B1 (en) Memory system and operating method thereof
US9324435B2 (en) Data transmitting method, memory control circuit unit and memory storage apparatus
CN103035294A (en) Method for reading data from non-volatile memory and device and system for implementing the method
CN113096712B (en) Select Gate Maintenance in Memory Subsystems
JP2023505990A (en) Active input/output expanders for memory subsystems
TWI442406B (en) Method for enhancing verification efficiency regarding error handling mechanism of a controller of a flash memory, and associated memory device and controller thereof
US20240160359A1 (en) Modified read counter incrementing scheme in a memory sub-system
Yoon et al. Efficient and reliable NAND flash channel for high-speed solid state drives
US11996860B2 (en) Scaled bit flip thresholds across columns for irregular low density parity check decoding
US9778864B2 (en) Data storage device using non-sequential segment access and operating method thereof
KR102761986B1 (en) Memory controller and operating method thereof
CN115691616A (en) Status polling based on die-generated pulse signals
CN114077515A (en) Data writing method, memory control circuit unit, and memory storage device
CN112732199A (en) Data access method, memory control circuit unit and memory storage device
US20240111448A1 (en) Memory control circuit unit, memory storage device, and clock signal control method
US12154628B2 (en) Memory device, memory system, and method of operating the same
TWI829103B (en) Memory control circuit, memory storage device and memory control circuit unit
US20240071449A1 (en) Storage device, non-volatile memory device, and method of operating the non-volatile memory device
US20240220110A1 (en) Multi-tier health status in a memory device