Gunasekaran et al., 2013 - Google Patents
Low power and area efficient reconfigurable FIR filter implementation in FPGAGunasekaran et al., 2013
- Document ID
- 1064437631084276801
- Author
- Gunasekaran K
- Manikandan M
- Publication year
- Publication venue
- 2013 International Conference on Current Trends in Engineering and Technology (ICCTET)
External Links
Snippet
This paper presents an architectural approach to the design of low power and area efficient Reconfigurable finite impulse response (FIR) filter. FIR digital filters are used in DSP by the virtue of its, linear phase, fewer finite precision error, stability and efficient implementation …
- 241001442055 Vipera berus 0 abstract description 21
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/06—Non-recursive filters
- H03H17/0621—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing
- H03H17/0635—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing characterized by the ratio between the input-sampling and output-delivery frequencies
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/0223—Computation saving measures; Accelerating measures
- H03H17/0225—Measures concerning the multipliers
- H03H17/0226—Measures concerning the multipliers comprising look-up tables
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/0248—Filters characterised by a particular frequency response or filtering method
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/0283—Filters characterised by the filter structure
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/04—Recursive filters
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/52—Multiplying; Dividing
- G06F7/523—Multiplying only
- G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
- G06F17/147—Discrete orthonormal transforms, e.g. discrete cosine transform, discrete sine transform, and variations therefrom, e.g. modified discrete cosine transform, integer transforms approximating the discrete cosine transform
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
- G06F17/141—Discrete Fourier transforms
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H2017/0072—Theoretical filter design
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H15/00—Transversal filters
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H11/00—Networks using active elements
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H2218/00—Indexing scheme relating to details of digital filters
- H03H2218/10—Multiplier and or accumulator units
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Liu et al. | Design and FPGA implementation of a reconfigurable digital down converter for wideband applications | |
Thakral et al. | Design and implementation of a high speed digital FIR filter using unfolding | |
Kumar et al. | Exploiting coefficient symmetry in conventional polyphase FIR filters | |
Vaithiyanathan et al. | Comparative study of single MAC FIR filter architectures with different multiplication techniques | |
Goel et al. | Design of FIR filter using FCSD representation | |
Rashidi et al. | Low Power FPGA implementation of digital FIR filter based on low power multiplexer base shift/add multiplier | |
Gunasekaran et al. | Low power and area efficient reconfigurable FIR filter implementation in FPGA | |
Ye et al. | A low cost and high speed CSD-based symmetric transpose block FIR implementation | |
Gawande et al. | Efficient design and FPGA implementation of digital filter for audio application | |
Mariammal et al. | A reconfigurable high-speed and low-complexity residue number system-based multiply-accumulate channel filter for software radio receivers | |
Strandberg et al. | Efficient realizations of squaring circuit and reciprocal used in adaptive sample rate notch filters | |
Raj et al. | A paradigm of distributed arithmetic (DA) approaches for digital FIR filter | |
Dai et al. | FPGA Realization of Hardware-Flexible Parallel Structure FIR Filters Using Combined Systolic Arrays | |
Narasimha et al. | Implementation of low area and power efficient architectures for digital FIR filters | |
Sendhilkumar et al. | Design of high speed and low power new reconfigurable fir filter for DSP applications | |
Kadul et al. | High speed and low power FIR filter implementation using optimized adder and multiplier based on Xilinx FPGA | |
Ali | Cascaded ripple carry adder based SRCSA for efficient FIR filter | |
Chulet et al. | FIR filter designing using wallace multiplier | |
Menon et al. | A speed efficient FIR filter for reconfigurable applications | |
Saini et al. | Area Optimization of FIR Filter and its Implementation on FPGA | |
Nair et al. | T.: Optimized FIR filter using distributed parallel architectures for audio application | |
Ashim et al. | FPGA based realization of a High-Speed 8-Tap FIR Filter for Signal Processing Applications | |
Abd El-Azeem et al. | High performance interpolation filter using direct computation | |
Chodoker et al. | Multiple Constant Multiplication Technique for Configurable Finite Impulse Response Filter Design | |
Gerhardt et al. | Digital down Converter optimization |