[go: up one dir, main page]

Abramovici et al., 1999 - Google Patents

Using roving STARs for on-line testing and diagnosis of FPGAs in fault-tolerant applications

Abramovici et al., 1999

Document ID
10487922770625322296
Author
Abramovici M
Strond C
Hamilton C
Wijesuriya S
Verma V
Publication year
Publication venue
International Test Conference 1999. Proceedings (IEEE Cat. No. 99CH37034)

External Links

Snippet

In this paper we present a novel integrated approach to on-line FPGA testing, diagnosis, and fault-tolerance, to be used in high-reliability and high-availability hardware. The test process takes place in self-testing areas (STARs) of the FPGA, without disturbing the normal system …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/273—Tester hardware, i.e. output processing circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/2236—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test CPU or processors
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/44—Indication or identification of errors, e.g. for repair
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
    • G11C29/26—Accessing multiple arrays
    • G11C2029/2602—Concurrent test
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/38—Response verification devices

Similar Documents

Publication Publication Date Title
Abramovici et al. Using roving STARs for on-line testing and diagnosis of FPGAs in fault-tolerant applications
Abramovici et al. Roving STARs: an integrated approach to on-line testing, diagnosis, and fault tolerance for FPGAs in adaptive computing systems
Stroud et al. BIST-based diagnostics of FPGA logic blocks
Emmert et al. Online fault tolerance for FPGA logic blocks
EP1377981B1 (en) Method and system to optimize test cost and disable defects for scan and bist memories
Abramovici et al. BIST-based test and diagnosis of FPGA logic blocks
Stroud et al. Built-in self-test of FPGA interconnect
Mitra et al. Reconfigurable architecture for autonomous self-repair
Abramovici et al. Online BIST and BIST-based diagnosis of FPGA logic blocks
Benowitz et al. An advanced fault isolation system for digital logic
CA2271251C (en) Method and apparatus for testing field programmable gate arrays
US6530049B1 (en) On-line fault tolerant operation via incremental reconfiguration of field programmable gate arrays
Stroud et al. BIST-based diagnosis of FPGA interconnect
US6256758B1 (en) Fault tolerant operation of field programmable gate arrays
Shnidman et al. On-line fault detection for bus-based field programmable gate arrays
US7111213B1 (en) Failure isolation and repair techniques for integrated circuits
US6574761B1 (en) On-line testing of the programmable interconnect network in field programmable gate arrays
Abramovici et al. Using embedded FPGAs for SoC yield improvement
US6550030B1 (en) On-line testing of the programmable logic blocks in field programmable gate arrays
Stroud et al. On-line BIST and diagnosis of FPGA interconnect using roving STARs
Abramovici et al. Improving on-line BIST-based diagnosis for roving STARs
Huang et al. Fast run-time fault location in dependable FPGA-based applications
Shtanenko et al. The approach to assessment of technical condition of microprocessor systems that are implemented on integrated circuits with a programmable structure
D Kumar An efficient fault detection of FPGA and memory using built-in self test [BIST]
US7516375B2 (en) Methods and systems for repairing an integrated circuit device