[go: up one dir, main page]

Belforte et al., 1996 - Google Patents

The SVT hit buffer

Belforte et al., 1996

Document ID
10446517292231697435
Author
Belforte S
Dell'Orso M
Donati S
Gagliardi G
Galeotti S
Giannetti P
Morsani F
Passuello D
Punzi G
Ristori L
Spinella F
Zanetti A
Publication year
Publication venue
IEEE Transactions on Nuclear Science

External Links

Snippet

The Hit Buffer is part of the Silicon Vertex Tracker [1], a trigger processor dedicated to the reconstruction of particle trajectories in the Silicon Vertex Detector [2] and the Central Tracking Chamber of the Collider Detector at Fermilab. The Hit Buffer is a high speed data …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/10—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using random access memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application

Similar Documents

Publication Publication Date Title
Dell'Orso et al. VLSI structures for track finding
US6941236B2 (en) Apparatus and methods for analyzing graphs
US8612651B2 (en) FIFO buffer
US6151658A (en) Write-buffer FIFO architecture with random access snooping capability
Belforte et al. The SVT hit buffer
Zhang et al. High throughput large scale sorting on a CPU-FPGA heterogeneous platform
Agrawal et al. A hardware logic simulation system
US7114054B2 (en) Systems and methods for increasing transaction entries in a hardware queue
US9135984B2 (en) Apparatuses and methods for writing masked data to a buffer
JPH07121437A (en) Computer system
JPH09223972A (en) Data compression method and data processing system
Belforte et al. The SVT hit buffer
Lincy et al. Asynchronous FIFO design using Verilog
US6178497B1 (en) System and method for determining the relative age of instructions in a processor
Lin et al. A multi-resolution AHB bus tracer for real-time compression of forward/backward traces in a circular buffer
Tan et al. Self-timed precharge latch
Liebchen et al. Dynamic reordering of high latency transactions in time-warp simulation using a modified micropipeline
Annovi et al. The data organizer: A high traffic node for tracking detector data
Belforte et al. The CDF trigger Silicon Vertex Tracker (SVT)
JPS5858752B2 (en) address translation device
Sher et al. The vote tallying chip: a custom integrated circuit
JPH01273132A (en) Microprocessor
Bari et al. The MERGER Board of the CDF Silicon Vertex Tracker
Liu A data sorting hardware accelerator on FPGA
Egorytchev et al. Architecture of the HERA-B data acquisition system