[go: up one dir, main page]

Peng et al., 2006 - Google Patents

Metal‐particle‐induced, highly localized site‐specific etching of Si and formation of single‐crystalline Si nanowires in aqueous fluoride solution

Peng et al., 2006

View PDF
Document ID
10196333770837926001
Author
Peng K
Fang H
Hu J
Wu Y
Zhu J
Yan Y
Lee S
Publication year
Publication venue
Chemistry–A European Journal

External Links

Snippet

A straightforward metal‐particle‐induced, highly localized site‐specific corrosion‐like mechanism was proposed for the formation of aligned silicon‐nanowire arrays on silicon in aqueous HF/AgNO3 solution on the basis of convincing experimental results. The etching …
Continue reading at web.mit.edu (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in H01L21/20 - H01L21/268
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S977/00—Nanotechnology
    • Y10S977/70—Nanostructure
    • Y10S977/762—Nanowire or quantum wire, i.e. axially elongated structure having two dimensions of 100 nm or less
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S977/00—Nanotechnology
    • Y10S977/84—Manufacture, treatment, or detection of nanostructure
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANO-TECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANO-STRUCTURES; MEASUREMENT OR ANALYSIS OF NANO-STRUCTURES; MANUFACTURE OR TREATMENT OF NANO-STRUCTURES
    • B82Y30/00—Nano-technology for materials or surface science, e.g. nano-composites
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies; Multistep manufacturing processes therefor
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S977/00—Nanotechnology
    • Y10S977/902—Specified use of nanostructure
    • Y10S977/932—Specified use of nanostructure for electronic or optoelectronic application

Similar Documents

Publication Publication Date Title
Peng et al. Metal‐particle‐induced, highly localized site‐specific etching of Si and formation of single‐crystalline Si nanowires in aqueous fluoride solution
Woodruff et al. Vertically oriented germanium nanowires grown from gold colloids on silicon substrates and subsequent gold removal
Kodambaka et al. Control of Si nanowire growth by oxygen
Peng et al. Fabrication of single‐crystalline silicon nanowires by scratching a silicon surface with catalytic metal particles
Walter et al. Noble and coinage metal nanowires by electrochemical step edge decoration
den Hertog et al. Control of gold surface diffusion on Si nanowires
Sayed et al. Heteroepitaxial growth of gold nanostructures on silicon by galvanic displacement
Hutchinson et al. Templated Gold Nanowire Self‐Assembly on Carbon Substrates
Zhai et al. One-dimensional nanostructures: principles and applications
Scheeler et al. Fabrication of porous silicon by metal-assisted etching using highly ordered gold nanoparticle arrays
US7638431B2 (en) Composite nanostructure apparatus and method
Ivanova et al. Electrochemical deposition of Ni and Cu onto monocrystalline n-Si (100) wafers and into nanopores in Si/SiO2 template
Bandarenka et al. Comparative study of initial stages of copper immersion deposition on bulk and porous silicon
Homma et al. Nucleation of Trace Copper on the H− Si (111) Surface in Aqueous Fluoride Solutions
CN102301479A (en) Nanowires On Substrate Surfaces, Method For Producing Same And Use Thereof
Khan et al. Templated fabrication of InSb nanowires for nanoelectronics
McSweeney et al. Doping controlled roughness and defined mesoporosity in chemically etched silicon nanowires with tunable conductivity
Taleb et al. Self-assembled thiolate functionalized gold nanoparticles template toward tailoring the morphology of electrochemically deposited silver nanostructure
Adhila et al. Engineering the microstructure of silicon nanowires by controlling the shape of the metal catalyst and composition of the etchant in a two-step MACE process: an in-depth analysis of the growth mechanism
Choi et al. Optimization of metal-assisted chemical etching process in fabrication of p-type silicon wire arrays
Carapeto et al. Ion reduction in metallic nanoparticles nucleation and growth on cellulose films: Does substrate play a role?
Yasseri et al. Growth and use of metal nanocrystal assemblies on high-density silicon nanowires formed by chemical vapor deposition
Mokari et al. Formation of symmetric and asymmetric metal–semiconductor hybrid nanoparticles
Seo et al. Role of tellurium ions for electrochemically synthesized zinc telluride 2D structures on nonconductive substrate
Tang et al. Fractal structure formation from Ag nanoparticle films on insulating substrates