Tzidon et al., 1978 - Google Patents
A practical approach to fault detection in combinational networksTzidon et al., 1978
- Document ID
- 1014170292566454594
- Author
- Tzidon
- Berger
- Yoeli
- Publication year
- Publication venue
- IEEE Transactions on Computers
External Links
Snippet
In this correspondence the advantages of exhaustive testing of combinational networks are investigated. The method consists of applying all possible input combinations and checking only some attributes of the output vector. It is shown that by abandoning the requirement of …
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
- G06F17/141—Discrete Fourier transforms
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
- G01R31/318385—Random or pseudo-random test pattern
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/22—Arrangements for sorting or merging computer data on continuous record carriers, e.g. tape, drum, disc
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
- G06F7/64—Digital differential analysers, i.e. computing devices for differentiation, integration or solving differential or integral equations, using pulses representing increments; Other incremental computing devices for solving difference equations
- G06F7/66—Digital differential analysers, i.e. computing devices for differentiation, integration or solving differential or integral equations, using pulses representing increments; Other incremental computing devices for solving difference equations wherein pulses represent unitary increments only
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N5/00—Computer systems utilising knowledge based models
- G06N5/04—Inference methods or devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Abramovici et al. | Multiple fault diagnosis in combinational circuits based on an effect-cause analysis | |
Susskind | Testing by verifying Walsh coefficients | |
Tseng | On computing the discrete cosine transform | |
Betancourt | Derivation of minimum test sets for unate logical circuits | |
Tzidon et al. | A practical approach to fault detection in combinational networks | |
Heidtmann | Arithmetic spectrum applied to fault detection for combinational networks | |
Meyer et al. | An efficient fault diagnosis algorithm for symmetric multiple processor architectures | |
US4336468A (en) | Simplified combinational logic circuits and method of designing same | |
Wang et al. | Linear feedback shift register design using cyclic codes | |
US3633015A (en) | Adjustable cycle length pseudorandom sequence generator | |
Karpovsky et al. | Spectral techniques for design and testing of computer hardware | |
Iwanik | Independent sets of transitive points | |
US4181969A (en) | System for detecting and isolating static bit faults in a network of arithmetic units | |
Wang | Properties of faults and criticalities of values under tests for combinational networks | |
US3602704A (en) | Apparatus for correcting errors in a residue code system | |
Seuring et al. | A structural approach for space compaction for concurrent checking and BIST | |
Kodandapani et al. | A note on minimal Reed-Muller canonical forms of switching functions | |
US3784977A (en) | Self-testing checking circuit | |
Hayes | Generation of optimal transition count tests | |
Porwik | Efficient calculation of the Reed-Muller form by means of the Walsh transform | |
Landgraff et al. | Design of diagnosable iterative arrays | |
FALKOWSKI et al. | An exact minimizer of fixed polarity Reed-Muller expansions | |
Kurbatskaia | Tests concerning certain types of faults at the scheme inputs | |
Chang et al. | Adaptive exact optimisation of minimally testable FPRM expansions | |
Dubrova et al. | Full sensitivity and test generation for multiple-valued logic circuits |