[go: up one dir, main page]

Jung et al., 2015 - Google Patents

Effect of current density and plating time on Cu electroplating in TSV and low alpha solder bumping

Jung et al., 2015

Document ID
10068837603956765331
Author
Jung D
Sharma A
Kim K
Choo Y
Jung J
Publication year
Publication venue
Journal of Materials Engineering and Performance

External Links

Snippet

In this study, copper filling in through-silicon via (TSV) by pulse periodic reverse electroplating and low alpha solder bumping on Cu-filled TSVs was investigated. The via diameter and depth of TSV were 60 and 120 µm, respectively. The experimental results …
Continue reading at link.springer.com (other versions)

Classifications

    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00—Details of semiconductor or other solid state devices
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13005—Structure
    • H01L2224/13009—Bump connector integrally formed with a via connection of the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto

Similar Documents

Publication Publication Date Title
Jung et al. Effect of current density and plating time on Cu electroplating in TSV and low alpha solder bumping
Hong et al. Reduction of defects in TSV filled with Cu by high-speed 3-step PPR for 3D Si chip stacking
Cho et al. A review on the fabrication and reliability of three-dimensional integration technologies for microelectronic packaging: Through-Si-via and solder bumping process
Wolf et al. High aspect ratio TSV copper filling with different seed layers
Kondo et al. High-aspect-ratio copper-via-filling for three-dimensional chip stacking: II. Reduced electrodeposition process time
US20140217593A1 (en) Electrical Connecting Element and Method for Manufacturing the Same
Sharma et al. Fabrication and shear strength analysis of Sn-3.5 Ag/Cu-filled TSV for 3D microelectronic packaging
Tseng et al. Growth of highly (111)-oriented nanotwinned Cu with the addition of sulfuric acid in CuSO4 based electrolyte
JP2011029395A (en) Method of manufacturing compound solder ball for electronic components
Schmitt et al. Void-free copper electrodeposition in high aspect ratio, full wafer thickness through-silicon vias with endpoint detection
Tsyntsaru et al. Co-W nanocrystalline electrodeposits as barrier for interconnects
Zhang et al. Adhesion improvement of Cu-based substrate and epoxy molding compound interface by hierarchical structure preparation
Wang et al. Simultaneous filling of through silicon vias (TSVs) with different aspect ratios using multi-step direct current density
Park et al. Electrodeposition of nano-twinned Cu and their applications in electronics
Zhu et al. Effect of leveler on performance and reliability of copper pillar bumps in wafer electroplating under large current density
Huang et al. Effect of sodium thiazolinyl dithiopropane sulphonate (SH110) addition on electroplating nanotwinned copper films and their filling performance of fine-pitch redistributed layer (RDL)
Chiang et al. Effects of Thiourea and Allyl Thioura on the Electrodeposition and microstructures of copper from Methanesulfonic Acid baths
WO2017090161A1 (en) Acidic copper plating solution, acidic copper plated product, and method for producing semiconductor device
Tian et al. Copper pulse-reverse current electrodeposition to fill blind vias for 3-D TSV integration
Hu et al. Effect of Bi segregation on the asymmetrical growth of Cu-Sn intermetallic compounds in Cu/Sn-58Bi/Cu sandwich solder joints during isothermal aging
Roh et al. Cu filling of TSV using various current forms for three‐dimensional packaging application
JP4895827B2 (en) Plating member and manufacturing method thereof
Jung et al. A review of soft errors and the low α-solder bumping process in 3-D packaging technology
Zeng et al. A novel plating bath device for reducing surface copper thickness and improving wafer-scale uniformity
Ding et al. Severe embrittlement of copper pillar bumps electrodeposited using JGB as leveler