[go: up one dir, main page]

Jain, 2018 - Google Patents

Deploying and Improving Clock Domain Crossing Verification Techniques for SoCs

Jain, 2018

View PDF
Document ID
1001468453682462504
Author
Jain S
Publication year

External Links

Snippet

The Moores law has been motivating the semiconductor industries for complex mul-tiple clocks (mostly unrelated) SoC designs. Data/Signals that crosses such unrelated or asynchronous clock domains are more likely to be sampled before they are stable and can …
Continue reading at repository.nirmauni.ac.in (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318594—Timing aspects
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318541—Scan latches or cell details
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31725—Timing aspects, e.g. clock distribution, skew, propagation delay
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3177—Testing of logic operation, e.g. by logic analysers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
US9547732B2 (en) Static checking of asynchronous clock domain crossings
US7694242B1 (en) System and method of replacing flip-flops with pulsed latches in circuit designs
US7454728B2 (en) Metastability injector for a circuit description
US10990121B2 (en) Apparatus and method for achieving glitch-free clock domain crossing signals
Karimi et al. Detection, diagnosis, and recovery from clock-domain crossing failures in multiclock SoCs
US9825636B1 (en) Apparatus and method for reduced latency signal synchronization
US20230358806A1 (en) Scan chain circuit and corresponding method
US8375265B1 (en) Delay fault testing using distributed clock dividers
US10031987B2 (en) Verification of untimed nets
Tarawneh et al. Formal verification of clock domain crossing using gate-level models of metastable flip-flops
Jain Deploying and Improving Clock Domain Crossing Verification Techniques for SoCs
Huemer et al. Timing domain crossing using Muller pipelines
Rakshith Design and analysis of Clock Domain Crossing using VC Spyglass tool
Litterick Full Flow Clock Domain Crossing–From Source to Si
Kumar et al. Pragmatic Formal Verification Methodology for Clock Domain Crossing (CDC)
Talupuru et al. Achieving Glitch-Free Clock Domain Crossing Signals Using Formal Verification, Static Timing Analysis, and Sequential Equivalence Checking
Tarawneh et al. Xprova: Formal verification tool with built-in metastability modeling
Mehta et al. Clock domain crossing (cdc) verification
Liu Multi-clocked ASIC exploration of verification strategy
Patra RTL Design Quality Checks for Soft IPs
Sundriyal et al. Clock & Reset Domain Crossing Issues and Verification Techniques for SoC Design
Athapattu Exploration of methods and solutions for reset domain crossings in a complex SoC
Afridi et al. An effective way to generate the shift timing constraints and sanity checks
Das et al. Reset careabouts in a SoC design
JP2012159960A (en) Semiconductor design device and semiconductor device