[go: up one dir, main page]

WO2019061981A1 - 一种显示装置的驱动电路和驱动方法 - Google Patents

一种显示装置的驱动电路和驱动方法 Download PDF

Info

Publication number
WO2019061981A1
WO2019061981A1 PCT/CN2018/075048 CN2018075048W WO2019061981A1 WO 2019061981 A1 WO2019061981 A1 WO 2019061981A1 CN 2018075048 W CN2018075048 W CN 2018075048W WO 2019061981 A1 WO2019061981 A1 WO 2019061981A1
Authority
WO
WIPO (PCT)
Prior art keywords
lines
display device
signal
scan
display panel
Prior art date
Application number
PCT/CN2018/075048
Other languages
English (en)
French (fr)
Inventor
李汶欣
Original Assignee
惠科股份有限公司
重庆惠科金渝光电科技有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 惠科股份有限公司, 重庆惠科金渝光电科技有限公司 filed Critical 惠科股份有限公司
Priority to US16/068,404 priority Critical patent/US10657864B2/en
Publication of WO2019061981A1 publication Critical patent/WO2019061981A1/zh

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3266—Details of drivers for scan electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3674—Details of drivers for scan electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0267—Details of drivers for scan electrodes, other than drivers for liquid crystal, plasma or OLED displays
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0291—Details of output amplifiers or buffers arranged for use in a driving circuit

Definitions

  • the embodiments of the present application belong to the field of display technologies, and in particular, to a driving circuit and a driving method of a display device.
  • TFT-LCD Thiviolet Film Transistor Liquid Crystal Display
  • LCD Liquid Crystal Display
  • OLED Organic Electroluminesence Display
  • QLED Quantum Dot Light Emitting Diodes
  • quantum dot light emitting diodes etc.
  • the commonly used displays usually adopt a signal output line corresponding to one scanning line, and the pixels of the display are charged line by line to realize the progressive scan driving of the display, which requires a large amount of gate driving chips, which is seriously increased.
  • the production cost of the display usually adopt a signal output line corresponding to one scanning line, and the pixels of the display are charged line by line to realize the progressive scan driving of the display, which requires a large amount of gate driving chips, which is seriously increased.
  • the embodiment of the present application provides a driving circuit and a driving method for a display device, which are intended to solve the problem that the currently used display usually adopts one signal output line corresponding to one scanning line, and charges the pixels of the display line by line to realize the display.
  • the progressive scan drive requires a large amount of gate drive chips, which seriously increases the production cost of the display.
  • the embodiment of the present application provides a driving circuit of a display device, where the display device includes a driving module and a display panel, and the driving circuit includes:
  • the N single-ended to differential modules are connected to the N signal output lines of the driving module and the 2N scanning lines of the display panel and are connected to the clock signal, and each of the single-ended to differential modules is connected with a signal output.
  • the N single-ended to differential modules are configured to output scan signals output by the N signal output lines to the 2N scan lines according to the clock signal, and pass the N signal output lines to the 2N The scan lines are charged; wherein N ⁇ 1 and N is a positive integer.
  • the single-ended to differential module includes:
  • a second electronic switch unit the input end of the second electronic switch unit and the input end of the first electronic switch unit are connected to a signal output line, the control end of the second electronic switch unit and the first The control end of the electronic switch unit is connected to the clock signal, and the output end of the second electronic switch unit is connected to the second scan line of the display panel.
  • the first electronic switching unit includes an N-type metal oxide semiconductor tube
  • the second electronic switching unit includes a P-type metal oxide semiconductor tube
  • the first electronic switching unit includes a P-type A metal oxide semiconductor tube
  • the second electronic switching unit comprising an N-type metal oxide semiconductor tube.
  • the first electronic switching unit includes an N-type metal oxide semiconductor tube, and the drain, the source, and the gate of the N-type metal oxide semiconductor tube are respectively the first electronic switching unit Input, output and control;
  • the second electronic switch unit includes a P-type metal oxide semiconductor tube, and a drain, a source, and a gate of the P-type metal oxide semiconductor tube are respectively an input end, an output end, and an output end of the first electronic switch unit Control terminal.
  • the clock signal includes a first level signal and a second level signal that are alternately transmitted according to a preset frequency
  • the single-ended to differential module When the clock signal is a first level signal, the single-ended to differential module outputs a scan signal received by the single-ended to differential module to a first scan line connected thereto;
  • the single-ended to differential module When the clock signal is a second level signal, the single-ended to differential module outputs the scan signal it receives to a second scan line connected thereto.
  • the embodiment of the present application further provides a driving method of a display device, the display device includes a driving module and a display panel, the driving module includes N signal output lines, the display panel includes 2N scanning lines, and the driving module N single-ended to differential modules are connected between the N signal output lines and the 2N scan lines of the display panel; wherein each of the single-ended to differential modules is connected to one signal output line and two scan lines , N ⁇ 1 and N is a positive integer;
  • the driving method includes:
  • the clock signal includes a first level signal and a second level signal that are alternately transmitted according to a preset frequency
  • the controlling the N single-ended-to-differential modules to output the scan signals output by the N signal output lines to the 2N scan lines according to the clock signal including:
  • the embodiment of the present application further provides that the display device includes a driving module and a display panel, and the driving circuit includes:
  • the N single-ended to differential modules are connected to the N signal output lines of the driving module and the 2N scanning lines of the display panel and are connected to the clock signal, and each of the single-ended to differential modules is connected with a signal output.
  • the N single-ended to differential modules are configured to output scan signals output by the N signal output lines to odd-line scan lines of the display panel when the clock signal is a first level signal,
  • the N signal output lines charge the odd-numbered row scan lines of the display panel; when the clock signal is the second level signal, output the scan signals output by the N signal output lines to the display panel
  • the even-numbered row scan lines are charged to the even-numbered row scan lines of the display panel by the N signal output lines; wherein N ⁇ 1 and N is a positive integer.
  • the scan signal outputted by the N signal output lines of the driving module is output to the 2N scan lines of the display panel according to the clock signal, and the 2N scan lines are charged through the N signal output lines, thereby reducing the driving module.
  • the number of products effectively reduces the production cost of the display device.
  • FIG. 1 is a schematic structural diagram of a driving circuit of a display device according to an embodiment of the present application
  • FIG. 2 is a schematic structural diagram of a driving circuit of a display device according to another embodiment of the present application.
  • FIG. 3 is a schematic structural diagram of a driving circuit of a display device according to still another embodiment of the present application.
  • FIG. 4 is a waveform diagram of a clock signal and a scan signal provided by an embodiment of the present application.
  • FIG. 5 is a flowchart of a driving method of a display device according to an embodiment of the present application.
  • FIG. 6 is a flowchart of a driving method of a display device according to another embodiment of the present application.
  • FIG. 7 is a schematic structural diagram of a display device according to an embodiment of the present application.
  • an embodiment of the present application provides a driving circuit 100 for a display device, which is applied to a display device.
  • the display device includes a driving module 201 and a display panel 202.
  • the driving module 201 leads out N signal output lines (FIG. 1 is denoted as G1, G2, ..., GN), and the display panel 202 includes 2N scanning lines (only 2N scanning signal input terminals of the display panel 202 are exemplarily shown in FIG.
  • the drive circuit 100 includes N single-ended to differential modules (shown as 101, 102, ..., 10N in Figure 1 respectively) ).
  • the driving module may be any device or circuit having a progressive scan charging function for pixels of the display panel, for example, a gate driver chip or a gate gate driver chip (G-COF). , Gate-Chip on Film), etc.
  • the display panel can be any type of display panel, such as a liquid crystal display panel based on TFT-LCD (Thin Film Transistor Liquid Crystal Display) technology, and a liquid crystal display device based on LCD (Liquid Crystal Display).
  • a liquid crystal display panel based on TFT-LCD (Thin Film Transistor Liquid Crystal Display) technology
  • LCD Liquid Crystal Display
  • Technical liquid crystal display panel organic electro-laser display panel based on OLED (Organic Electroluminescence Display) technology, quantum dot light-emitting diode display panel or surface based on QLED (Quantum Dot Light Emitting Diodes) technology Display panel, etc.
  • OLED Organic Electroluminescence Display
  • QLED Quantum Dot Light Emitting Diodes
  • connection relationship between the driving circuit 100 and the driving module 201 and the display panel 202 provided by this embodiment:
  • the N single-ended to differential modules are respectively connected to the N signal output lines of the driving module 201 and the 2N scanning lines of the display panel 202 and connected to the clock signal, and each single-ended to differential module is connected with one signal output line and two Scan line.
  • the single-ended to differential module 101 is exemplarily shown connected to the signal output line G1, the scan signal input terminal G1' and the scan signal input terminal G2', and the single-ended to differential module 102 and the signal output line G2.
  • the scan signal input terminal G3' is connected to the scan signal input terminal G4', ..., the single-ended to differential module 10N is connected to the signal output line GN, the scan signal input terminal G(2N-1)', and the scan signal input terminal G2N'.
  • the working principle of the driving circuit 100 provided in this embodiment is as follows:
  • the N single-ended to differential modules are configured to output the scan signals output by the N signal output lines to 2N scan lines according to the clock signal, and charge 2N scan lines through the N signal output lines; wherein N ⁇ 1 and N is a positive integer.
  • the clock signal may be provided by a control module dedicated to controlling the operation of the driving circuit, or may be provided by a display device (TCON, Timing Controller), which may be implemented by a general-purpose integrated circuit, such as a CPU. (Central Processing Unit, central processing unit), or implemented by an ASIC (Application Specific Integrated Circuit).
  • TCON Timing Controller
  • CPU Central Processing Unit
  • ASIC Application Specific Integrated Circuit
  • the clock signal includes a first level signal and a second level signal that are alternately transmitted according to a preset frequency
  • the single-ended to differential module When the clock signal is the first level signal, the single-ended to differential module outputs the scan signal received by the single-ended to the first scan line connected thereto;
  • the single-ended to differential module When the clock signal is the second level signal, the single-ended to differential module outputs the scan signal it receives to the second scan line connected thereto.
  • the voltage of the first level signal is greater than the voltage of the second level signal, that is, the first level signal is a high level signal relative to the second level signal, and the second level signal is relative to the first power
  • the flat signal is a low level signal
  • the first level signal can be represented by a binary logic number 1
  • the second level signal can be represented by a binary logic number 0.
  • the above driving circuit may be specifically disposed in a fan-out area of the display panel.
  • the N single-ended to differential modules are specifically configured to:
  • the scan signals output by the N signal output lines are output to the odd-line scan lines of the display panel, and the odd-numbered scan lines of the display panel are charged through the N signal output lines;
  • the scan signals output from the N signal output lines are output to the even-line scan lines of the display panel, and the even-numbered scan lines of the display panel are charged through the N signal output lines.
  • the scan signal output from the N signal output lines of the driving module is output to the 2N scan lines of the display panel according to the clock signal, and the 2N scan lines are charged through the N signal output lines, thereby reducing the driving module.
  • the quantity effectively reduces the production cost of the display device.
  • each single-ended to differential module includes a first electronic switching unit and a second electronic switching unit.
  • the first electronic switching unit may include an N-type metal oxide semiconductor tube
  • the second electronic switching unit may include a P-type metal oxide semiconductor tube; or the first electronic switching unit includes a P-type metal oxide semiconductor tube
  • the second electronic switching unit includes an N-type metal oxide semiconductor tube.
  • the output end of the first electronic switch unit is connected to the first scan line of the display panel 202, that is, the output end of the first electronic switch unit constitutes a connection end of the single-ended to differential module and the display panel;
  • the input end of the second electronic switch unit and the input end of the first electronic switch unit are connected to a signal output line, that is, the input end of the second electronic switch unit and the input end of the first electronic switch unit are connected together to form a single-ended turn a connection between the differential module and the driver module;
  • the control end of the second electronic switch unit is connected to the control end of the first electronic switch unit and is connected to the clock signal.
  • the output end of the second electronic switch unit is corresponding to the second scan line connected to the display panel 202, that is, the second electronic switch unit.
  • the control end is connected to the control end of the first electronic switch unit to form a port for the single-ended to differential module for accessing the clock signal, and the output end of the second electronic switch unit constitutes a connection between the single-ended to differential module and the display panel. Another connection.
  • the first electronic switch unit includes an N-type metal oxide semiconductor tube, and the drain, the source, and the gate of the N-type metal oxide semiconductor tube are respectively the first electron
  • the second electronic switch unit comprises a P-type metal oxide semiconductor tube, and the drain, the source and the gate of the P-type metal oxide semiconductor tube are respectively the first electronic switch unit Input, output and control.
  • the working principle of the display device is as follows:
  • the NMOS N-Metal-Oxide-Semiconductor, N-type metal oxide semiconductor tube
  • PMOS P-Metal-Oxide-Semiconductor, P-type metal oxide semiconductor tube
  • the G2 channel of the driving module 201 starts to output the scanning signal
  • the NMOS N-Metal-Oxide-Semiconductor, N-type metal oxide semiconductor tube
  • PMOS P-Metal-Oxide-Semiconductor, P-type metal oxide semiconductor tube
  • FIG. 4 a waveform diagram of a clock signal and a scan signal applied to the drive circuit shown in FIG. 3 is exemplarily shown.
  • the clock signal and the scan signal in FIG. 4 are both square wave signals, and only the signal waveforms of the two signal output lines and the four scan lines are exemplarily shown.
  • the fan-out circuit structure provided in this embodiment can enable any driving module to charge the scanning line twice the number of signal output lines, thereby saving half of the number of driving modules and saving cost.
  • an embodiment of the present application provides a driving method of a display device, including:
  • Step S10 Control the N single-ended to differential modules to receive a clock signal
  • Step S20 Control the N single-ended to differential modules to output scan signals output by the N signal output lines to the 2N scan lines according to the clock signal, and pass the N signal output lines The 2N scan lines are charged for charging; wherein N ⁇ 1 and N is a positive integer.
  • the single-ended to differential module may be any circuit or device having a signal for inputting one port into two signals and outputting, for example, single-ended rotation in the driving circuit provided by any of the above embodiments.
  • Differential module may be any circuit or device having a signal for inputting one port into two signals and outputting, for example, single-ended rotation in the driving circuit provided by any of the above embodiments.
  • Differential module may be any circuit or device having a signal for inputting one port into two signals and outputting, for example, single-ended rotation in the driving circuit provided by any of the above embodiments.
  • Differential module may be any circuit or device having a signal for inputting one port into two signals and outputting, for example, single-ended rotation in the driving circuit provided by any of the above embodiments.
  • the above method may be implemented based on the driving circuit provided by any of the above embodiments.
  • step S20 when the clock signal includes the first level signal and the second level signal that are alternately transmitted according to the preset frequency, step S20 specifically includes:
  • Step S21 When the clock signal is the first level signal, control the N single-ended-to-differential modules to output the scan signals output by the N signal output lines to the odd-line scan lines of the display panel, and pass The N signal output lines charge an odd row scan line of the display panel;
  • Step S22 When the clock signal is the second level signal, the N single-ended-to-differential modules are controlled to output the scan signals output by the N signal output lines to the even-numbered scan lines of the display panel.
  • the N signal output lines charge even line scan lines of the display panel.
  • the scan signal outputted by the N signal output lines of the driving module is output to the 2N scan lines of the display panel according to the clock signal, and the 2N scan lines are charged through the N signal output lines, thereby reducing the driving module.
  • the number of products effectively reduces the production cost of the display device.
  • an embodiment of the present application provides a display device 1000 including a driving module 201, a display panel 202, and a driving circuit 100 in the above embodiment.
  • the driving module 201 includes N signal output lines and displays Panel 202 includes 2N scan lines; where N > 1 and N is a positive integer.
  • the driving module may be any device or circuit having a progressive scan charging function for pixels of the display panel, for example, a gate driver chip or a gate gate driver chip (G-COF). , Gate-Chip on Film), etc.
  • the display panel can be any type of display panel, such as a liquid crystal display panel based on TFT-LCD (Thin Film Transistor Liquid Crystal Display) technology, and a liquid crystal display device based on LCD (Liquid Crystal Display).
  • a liquid crystal display panel based on TFT-LCD (Thin Film Transistor Liquid Crystal Display) technology
  • LCD Liquid Crystal Display
  • Technical liquid crystal display panel organic electro-laser display panel based on OLED (Organic Electroluminescence Display) technology, quantum dot light-emitting diode display panel or surface based on QLED (Quantum Dot Light Emitting Diodes) technology Display panel, etc.
  • OLED Organic Electroluminescence Display
  • QLED Quantum Dot Light Emitting Diodes
  • the display device 1000 further includes a screen driving module coupled to the driving circuit for outputting a clock signal.
  • the screen driving module may be a screen driving board (TCON, Timing Controller) or a general-purpose integrated circuit, such as a CPU (Central Processing Unit), or an ASIC (Application Specific Integrated Circuit). )to fulfill.
  • TCON screen driving board
  • CPU Central Processing Unit
  • ASIC Application Specific Integrated Circuit
  • the number of driving modules can be reduced to the original one, thereby effectively reducing the cost of the display device.
  • the storage medium may be a magnetic disk, an optical disk, a read-only memory (ROM), or a random access memory (RAM).

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal Display Device Control (AREA)

Abstract

一种显示装置的驱动电路（100）和驱动方法，显示装置包括驱动模块（201）和显示面板（202），驱动电路（100）包括：N个单端转差分模块（101，102，……，10N），与驱动模块（201）的N条信号输出线（G1，G2，……，GN）和显示面板（202）的2N条扫描线（G1'，G2'，……，G2N'）连接并接入时钟信号，每个单端转差分模块（101，102，……，10N）对应连接一条信号输出线（G1，G2，……，GN）和两条扫描线（G1'，G2'，……，G2N'）；N个单端转差分模块（101，102，……，10N）用于根据时钟信号，将N条信号输出线（G1，G2，……，GN）输出的扫描信号输出至2N条扫描线（G1'，G2'，……，G2N'），通过N条信号输出线（G1，G2，……，GN）对2N条扫描线（G1'，G2'，……，G2N'）进行充电；其中，N≥1且N为正整数，可以减少驱动模块（201）的数量，有效降低显示装置的生产成本。

Description

一种显示装置的驱动电路和驱动方法 技术领域
本申请实施例属于显示技术领域，尤其涉及一种显示装置的驱动电路和驱动方法。
背景技术
随着显示技术的不断发展，液晶面板、显示器等显示设备不断向着轻薄化、大屏化、低功耗、低成本的方向发展。常见的显示器包括TFT-LCD(Thin Film Transistor Liquid Crystal Display，薄膜晶体管液晶显示器)、LCD(Liquid Crystal Display，液晶显示器)、OLED(Organic Electroluminesence Display，有机电激光显示器)、QLED(Quantum Dot Light Emitting Diodes，量子点发光二极管)显示器等。
然而，目前常用的显示器通常都是采用一条信号输出线对应一条扫描线的方式，为显示器的像素逐行充电，以实现对显示器的逐行扫描驱动，需要耗费大量的栅极驱动芯片，严重增加了显示器的生产成本。
发明内容
本申请实施例提供一种显示装置的驱动电路和驱动方法，旨在解决目前常用的显示器通常都是采用一条信号输出线对应一条扫描线的方式，为显示器的像素逐行充电，以实现对显示器的逐行扫描驱动，需要耗费大量的栅极驱动芯片，严重增加了显示器的生产成本的问题。
本申请实施例提供一种显示装置的驱动电路，所述显示装置包括驱动模块和显示面板，所述驱动电路包括：
N个单端转差分模块，与所述驱动模块的N条信号输出线和所述显示面板的2N条扫描线连接并接入时钟信号，每个所述单端转差分模块对应连接一条信号输出线和两条扫描线；
所述N个单端转差分模块用于根据所述时钟信号，将所述N条信号输出线输出的扫描信号输出至所述2N条扫描线，通过所述N条信号输出线对所述2N条扫描线进行充电；其中，N≥1且N为正整数。
在一个实施例中，所述单端转差分模块包括：
第一电子开关单元，所述第一电子开关单元的输出端对应连接所述显示面板的第一扫描线；以及，
第二电子开关单元，所述第二电子开关单元的输入端和所述第一电子开关单元的输入端共接于一条信号输出线，所述第二电子开关单元的控制端和所述第一电子开关单元的控制端共接并接入所 述时钟信号，所述第二电子开关单元的输出端对应连接所述显示面板的第二扫描线。
在一个实施例中，所述第一电子开关单元包括N型金属氧化物半导体管，所述第二电子开关单元包括P型金属氧化物半导体管；或者，所述第一电子开关单元包括P型金属氧化物半导体管，所述第二电子开关单元包括N型金属氧化物半导体管。
在一个实施例中，所述第一电子开关单元包括N型金属氧化物半导体管，所述N型金属氧化物半导体管的漏极、源极和栅极分别为所述第一电子开关单元的输入端、输出端和控制端；
所述第二电子开关单元包括P型金属氧化物半导体管，所述P型金属氧化物半导体管的漏极、源极和栅极分别为所述第一电子开关单元的输入端、输出端和控制端。
在一个实施例中，所述时钟信号包括按照预设频率交替发送的第一电平信号和第二电平信号；
所述时钟信号为第一电平信号时，所述单端转差分模块将其接收到的扫描信号输出至与其连接的第一扫描线；
所述时钟信号为第二电平信号时，所述单端转差分模块将其接收到的扫描信号输出至与其连接的第二扫描线。
本申请实施例还提供一种显示装置的驱动方法，所述显示装置包括驱动模块和显示面板，所述驱动模块包括N条信号输出线，所述显示面板包括2N条扫描线，所述驱动模块的N条信号输出线和所述显示面板的2N条扫描线之间连接有N个单端转差分模块；其中，每个所述单端转差分模块对应连接一条信号输出线和两条扫描线，N≥1且N为正整数；
所述驱动方法包括：
控制所述N个单端转差分模块接收时钟信号；
控制所述N个单端转差分模块根据所述时钟信号，将所述N条信号输出线输出的扫描信号输出至所述2N条扫描线，通过所述N条信号输出线对所述2N条扫描线进行充电。
在一个实施例中，所述时钟信号包括按照预设频率交替发送的第一电平信号和第二电平信号；
所述控制所述N个单端转差分模块根据所述时钟信号，将所述N条信号输出线输出的扫描信号输出至所述2N条扫描线，包括：
所述时钟信号为第一电平信号时，控制所述N个单端转差分模块将所述N条信号输出线输出的扫描信号输出至所述显示面板的奇数行扫描线，通过所述N条信号输出线对所述显示面板的奇数行扫描线进行充电；
所述时钟信号为第二电平信号时，控制所述N个单端转差分模块将所述N条信号输出线输出的扫描信号输出至所述显示面板的偶数行扫描线，通过所述N条信号输出线对所述显示面板的偶数行扫描线进行充电。
本申请实施例还提供一种所述显示装置包括驱动模块和显示面板，所述驱动电路包括：
N个单端转差分模块，与所述驱动模块的N条信号输出线和所述显示面板的2N条扫描线连接并接入时钟信号，每个所述单端转差分模块对应连接一条信号输出线和两条扫描线；
所述N个单端转差分模块用于在所述时钟信号为第一电平信号时，将所述N条信号输出线输出的扫描信号输出至所述显示面板的奇数行扫描线，通过所述N条信号输出线对所述显示面板的奇数行扫描线进行充电；在所述时钟信号为第二电平信号时，将所述N条信号输出线输出的扫描信号输出至所述显示面板的偶数行扫描线，通过所述N条信号输出线对所述显示面板的偶数行扫描线进行充电；其中，N≥1且N为正整数。
本申请实施例通过根据时钟信号，将驱动模块的N条信号输出线输出的扫描信号输出至显示面板的2N条扫描线，通过N条信号输出线对2N条扫描线进行充电，可以减少驱动模块的数量，有效降低显示装置的生产成本。
附图说明
为了更清楚地说明本申请实施例中的技术方案，下面将对实施例描述中所需要使用的附图作简单地介绍，显而易见地，下面描述中的附图是本申请的一些实施例，对于本领域普通技术人员来讲，在不付出创造性劳动的前提下，还可以根据这些附图获得其他的附图。
图1是本申请的一个实施例提供的显示装置的驱动电路的结构示意图；
图2是本申请的另一个实施例提供的显示装置的驱动电路的结构示意图；
图3是本申请的再一个实施例提供的显示装置的驱动电路的结构示意图；
图4是本申请的一个实施例提供的时钟信号和扫描信号的波形图；
图5是本申请的一个实施例提供的显示装置的驱动方法的流程图；
图6是本申请另一个实施例提供的显示装置的驱动方法的流程图；
图7是本申请的一个实施例提供的显示装置的结构示意图。
具体实施方式
为了使本技术领域的人员更好地理解本申请方案，下面将结合本申请实施例中的附图，对本申请实施例中的技术方案进行清楚地描述，显然，所描述的实施例是本申请一部分的实施例，而不是全部的实施例。基于本申请中的实施例，本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其他实施例，都应当属于本申请保护的范围。
本申请的说明书和权利要求书及上述附图中的术语“包括”以及它们任何变形，意图在于覆盖不排他的包含。例如包含一系列步骤或单元的过程、方法或系统、产品或设备没有限定于已列出的步骤或单元，而是可选地还包括没有列出的步骤或单元，或可选地还包括对于这些过程、方法、产 品或设备固有的其它步骤或单元。此外，术语“第一”、“第二”和“第三”等是用于区别不同对象，而非用于描述特定顺序。
如图1所示，本申请的一个实施例提供一种显示装置的驱动电路100，其应用于显示装置，显示装置包括驱动模块201和显示面板202，驱动模块201引出N条信号输出线(图1中表示为G1、G2、……、GN)，显示面板202包括2N条扫描线(图1中仅示例性的示出显示面板202的2N个扫描信号输入端，分别表示为G1’、G2’、……、G2N’，每个扫描信号输入端对应连接一条扫描线和一行像素)，驱动电路100包括N个单端转差分模块(图1中分别表示为101、102、……、10N)。
在具体应用中，驱动模块可以是任意的具有对显示面板的像素进行逐行扫描充电功能的任意器件或电路，例如，栅极驱动芯片(Gate Driver IC)或薄膜栅极驱动芯片(G-COF，Gate-Chip on Film)等。
在具体应用中，显示面板可以为任意类型的显示面板，例如基于TFT-LCD(Thin Film Transistor Liquid Crystal Display，薄膜晶体管液晶显示器)技术的液晶显示面板、基于LCD(Liquid Crystal Display，液晶显示装置)技术的液晶显示面板、基于OLED(Organic Electroluminesence Display，有机电激光显示)技术的有机电激光显示面板、基于QLED(Quantum Dot Light Emitting Diodes，量子点发光二极管)技术的量子点发光二极管显示面板或曲面显示面板等。
本实施例所提供的驱动电路100与驱动模块201和显示面板202的连接关系：
N个单端转差分模块分别与驱动模块201的N条信号输出线和显示面板202的2N条扫描线连接并接入时钟信号，每个单端转差分模块对应连接一条信号输出线和两条扫描线。
如图1所示，示例性的示出单端转差分模块101与信号输出线G1、扫描信号输入端G1’和扫描信号输入端G2’连接，单端转差分模块102与信号输出线G2、扫描信号输入端G3’和扫描信号输入端G4’连接，……，单端转差分模块10N与信号输出线GN、扫描信号输入端G(2N-1)’和扫描信号输入端G2N’连接。
在具体应用中，信号输出线和单端转差分模块的数量由显示面板的像素行数决定，信号输出线的数量＝单端转差分模块的数量＝像素行数/2。
本实施例所提供的驱动电路100的工作原理为：
N个单端转差分模块用于根据时钟信号，将N条信号输出线输出的扫描信号输出至2N条扫描线，通过N条信号输出线对2N条扫描线进行充电；其中，N≥1且N为正整数。
在具体应用中，时钟信号可以由专门用于控制驱动电路工作的控制模块提供，也可以由显示装置的屏驱动板(TCON，Timing Controller)提供，该控制模块具体可以通过通用集成电路，例如 CPU(Central Processing Unit，中央处理器)，或通过ASIC(Application Specific Integrated Circuit，专用集成电路)来实现。
在一个实施例中，时钟信号包括按照预设频率交替发送的第一电平信号和第二电平信号；
时钟信号为第一电平信号时，单端转差分模块将其接收到的扫描信号输出至与其连接的第一扫描线；
时钟信号为第二电平信号时，单端转差分模块将其接收到的扫描信号输出至与其连接的第二扫描线。
在具体应用中，第一电平信号的电压大于第二电平信号的电压，即第一电平信号相对于第二电平信号为高电平信号，第二电平信号相对于第一电平信号为低电平信号，第一电平信号可以用二进制逻辑数字1表示，第二电平信号可以用二进制逻辑数字0表示。
在具体应用中，上述驱动电路具体可以设置在显示面板的扇出区。
在一个实施例中，N个单端转差分模块具体用于：
在时钟信号为第一电平信号时，将N条信号输出线输出的扫描信号输出至显示面板的奇数行扫描线，通过N条信号输出线对显示面板的奇数行扫描线进行充电；
在时钟信号为第二电平信号时，将N条信号输出线输出的扫描信号输出至显示面板的偶数行扫描线，通过N条信号输出线对显示面板的偶数行扫描线进行充电。
本实施例通过根据时钟信号，将驱动模块的N条信号输出线输出的扫描信号输出至显示面板的2N条扫描线，通过N条信号输出线对2N条扫描线进行充电，可以减少驱动模块的数量，有效降低显示装置的生产成本。
如图2所示，在本申请的一个实施例中，每个单端转差分模块都包括第一电子开关单元和第二电子开关单元。
在具体应用中，第一电子开关单元可以包括N型金属氧化物半导体管，第二电子开关单元可以包括P型金属氧化物半导体管；或者，第一电子开关单元包括P型金属氧化物半导体管，第二电子开关单元包括N型金属氧化物半导体管。
本实施例提供的第一电子开关单元和第二电子开关单元与显示装置的其他部件之间的连接关系为：
第一电子开关单元的输出端对应连接显示面板202的第一扫描线，即第一电子开关单元的输出端构成单端转差分模块与显示面板的一个连接端；
第二电子开关单元的输入端和第一电子开关单元的输入端共接于一条信号输出线，即第二电子开关单元的输入端和第一电子开关单元的输入端共接，构成单端转差分模块与驱动模块的连接的一 个连接端；
第二电子开关单元的控制端和第一电子开关单元的控制端共接并接入时钟信号，第二电子开关单元的输出端对应连接显示面板202的第二扫描线，即第二电子开关单元的控制端和第一电子开关单元的控制端共接，构成单端转差分模块用于接入时钟信号的端口，第二电子开关单元的输出端构成单端转差分模块与显示面板的相连接的另一个连接端。
如图3所示，在本申请的一个实施例中，第一电子开关单元包括N型金属氧化物半导体管，N型金属氧化物半导体管的漏极、源极和栅极分别为第一电子开关单元的输入端、输出端和控制端；第二电子开关单元包括P型金属氧化物半导体管，P型金属氧化物半导体管的漏极、源极和栅极分别为第一电子开关单元的输入端、输出端和控制端。
基于图3所示的驱动电路的结构，本申请实施例所提供的显示装置的工作原理为：
驱动模块201的G1通道开始输出扫描信号的时候，当时钟信号为低电平的时候，此时单端转差分模块101的NMOS(N-Metal-Oxide-Semiconductor，N型金属氧化物半导体管)导通，PMOS(P-Metal-Oxide-Semiconductor，P型金属氧化物半导体管)截止，G1通道输出的扫描信号通过G1’端输出到显示面板202的第第一扫描线；当时钟信号为高电平的时候，此时单端转差分模块101的PMOS导通，NMOS截止，G1通道输出的扫描信号通过G2’端输出到显示面板202的第二条扫描线；
驱动模块201的G2通道开始输出扫描信号的时候，当时钟信号为低电平的时候，此时单端转差分模块102的NMOS(N-Metal-Oxide-Semiconductor，N型金属氧化物半导体管)导通，PMOS(P-Metal-Oxide-Semiconductor，P型金属氧化物半导体管)截止，G2通道输出的扫描信号通过G3’端输出到显示面板202的第三条扫描线；当时钟信号为高电平的时候，此时单端转差分模块102的PMOS导通，NMOS截止，G2通道输出的扫描信号通过G4’端输出到显示面板202的第四条扫描线；
其他各单端转差分模块的工作原理按照上述原理依次类推。
如图4所示，示例性的示出了应用于图3所示的驱动电路的时钟信号和扫描信号的波形图。图4中时钟信号和扫描信号均为方波信号，仅示例性的示出了2条信号输出线和4条扫描线上的信号波形。
本实施例提供的扇出电路结构，可以使任意驱动模块都可以给两倍于其信号输出线数量的扫描线充电，可节省一半的驱动模块数量，节约成本。
如图5所示，本申请的一个实施例提供一种显示装置的驱动方法，其包括：
步骤S10：控制所述N个单端转差分模块接收时钟信号；
步骤S20：控制所述N个单端转差分模块根据所述时钟信号，将所述N条信号输出线输出的扫描信号输出至所述2N条扫描线，通过所述N条信号输出线对所述2N条扫描线进行充电；其中，N≥1且N为正整数。
在具体应用中，单端转差分模块可以是任意的具有将一个端口输入的信号转换成两路信号并输出的电路或器件，例如，上述任一实施例所提供的驱动电路中的单端转差分模块。
在具体应用中，上述方法可以基于上述任一实施例所提供的驱动电路实现。
如图6所示，在一个实施例中，当时钟信号包括按照预设频率交替发送的第一电平信号和第二电平信号时，步骤S20具体包括：
步骤S21：所述时钟信号为第一电平信号时，控制所述N个单端转差分模块将所述N条信号输出线输出的扫描信号输出至所述显示面板的奇数行扫描线，通过所述N条信号输出线对所述显示面板的奇数行扫描线进行充电；
步骤S22：所述时钟信号为第二电平信号时，控制所述N个单端转差分模块将所述N条信号输出线输出的扫描信号输出至所述显示面板的偶数行扫描线，通过所述N条信号输出线对所述显示面板的偶数行扫描线进行充电。
本申请实施例通过根据时钟信号，将驱动模块的N条信号输出线输出的扫描信号输出至显示面板的2N条扫描线，通过N条信号输出线对2N条扫描线进行充电，可以减少驱动模块的数量，有效降低显示装置的生产成本。
如图7所示，本申请的一个实施例，提供一种显示装置1000，其包括驱动模块201，显示面板202和上述实施例中的驱动电路100；驱动模块201包括N条信号输出线，显示面板202包括2N条扫描线；其中，N≥1且N为正整数。
在具体应用中，驱动模块可以是任意的具有对显示面板的像素进行逐行扫描充电功能的任意器件或电路，例如，栅极驱动芯片(Gate Driver IC)或薄膜栅极驱动芯片(G-COF，Gate-Chip on Film)等。
在具体应用中，显示面板可以为任意类型的显示面板，例如基于TFT-LCD(Thin Film Transistor Liquid Crystal Display，薄膜晶体管液晶显示器)技术的液晶显示面板、基于LCD(Liquid Crystal Display，液晶显示装置)技术的液晶显示面板、基于OLED(Organic Electroluminesence Display，有机电激光显示)技术的有机电激光显示面板、基于QLED(Quantum Dot Light Emitting Diodes，量子点发光二极管)技术的量子点发光二极管显示面板或曲面显示面板等。
在一个实施例中，显示装置1000还包括屏驱动模块，与驱动电路连接，用于输出时钟信号。
在具体应用中，屏驱动模块可以是屏驱动板(TCON，Timing Controller)也可以通过通用集成电路，例如CPU(Central Processing Unit，中央处理器)，或通过ASIC(Application Specific Integrated Circuit，专用集成电路)来实现。
本实施例通过提供一种包括上述驱动电路的显示装置，可以将驱动模块的数量降低至原来的一板，有效降低显示装置的成本。
本申请实施例方法中的步骤可以根据实际需要进行顺序调整、合并和删减。
本领域普通技术人员可以理解实现上述实施例方法中的全部或部分流程，是可以通过计算机程序来指令相关的硬件来完成，所述的程序可存储于一计算机可读取存储介质中，该程序在执行时，可包括如上述各方法的实施例的流程。其中，所述的存储介质可为磁碟、光盘、只读存储记忆体(Read-Only Memory，ROM)或随机存储记忆体(Random Access Memory，RAM)等。
以上所述仅为本申请的较佳实施例而已，并不用以限制本申请，凡在本申请的精神和原则之内所作的任何修改、等同替换和改进等，均应包含在本申请的保护范围之内。

Claims (20)

  1. 一种显示装置的驱动电路，所述显示装置包括驱动模块和显示面板，所述驱动电路包括：
    N个单端转差分模块，与所述驱动模块的N条信号输出线和所述显示面板的2N条扫描线连接并接入时钟信号，每个所述单端转差分模块对应连接一条信号输出线和两条扫描线；
    所述N个单端转差分模块用于根据所述时钟信号，将所述N条信号输出线输出的扫描信号输出至所述2N条扫描线，通过所述N条信号输出线对所述2N条扫描线进行充电；其中，N≥1且N为正整数。
  2. 如权利要求1所述的显示装置的驱动电路，所述单端转差分模块包括：
    第一电子开关单元，所述第一电子开关单元的输出端对应连接所述显示面板的第一扫描线；以及，
    第二电子开关单元，所述第二电子开关单元的输入端和所述第一电子开关单元的输入端共接于一条信号输出线，所述第二电子开关单元的控制端和所述第一电子开关单元的控制端共接并接入所述时钟信号，所述第二电子开关单元的输出端对应连接所述显示面板的第二扫描线。
  3. 如权利要求2所述的显示装置的驱动电路，其中，所述第一电子开关单元包括N型金属氧化物半导体管，所述第二电子开关单元包括P型金属氧化物半导体管；或者，所述第一电子开关单元包括P型金属氧化物半导体管，所述第二电子开关单元包括N型金属氧化物半导体管。
  4. 如权利要求3所述的显示装置的驱动电路，其中，所述N型金属氧化物半导体管的漏极为所述第一电子开关单元的输入端。
  5. 如权利要求3所述的显示装置的驱动电路，其中，所述N型金属氧化物半导体管的源极为所述第一电子开关单元的输出端。
  6. 如权利要求3所述的显示装置的驱动电路，其中，所述N型金属氧化物半导体管的栅极为所述第一电子开关单元的控制端。
  7. 如权利要求3所述的显示装置的驱动电路，其中，所述P型金属氧化物半导体管的漏极为所述第一电子开关单元的输入端。
  8. 如权利要求3所述的显示装置的驱动电路，其中，所述P型金属氧化物半导体管的源极和栅极分别为所述第一电子开关单元的输入端输出端和控制端。
  9. 如权利要求2所述的显示装置的驱动电路，其中，所述时钟信号包括按照预设频率交替发送的第一电平信号和第二电平信号。
  10. 如权利要求9所述的显示装置的驱动电路，其中，所述时钟信号为第一电平信号时，所述单端 转差分模块将其接收到的扫描信号输出至与其连接的第一扫描线。
  11. 如权利要求9所述的显示装置的驱动电路，其中，所述时钟信号为第二电平信号时，所述单端转差分模块将其接收到的扫描信号输出至与其连接的第二扫描线。
  12. 一种显示装置的驱动方法，所述显示装置包括驱动模块和显示面板，所述驱动模块包括N条信号输出线，所述显示面板包括2N条扫描线，所述驱动模块的N条信号输出线和所述显示面板的2N条扫描线之间连接有N个单端转差分模块；其中，每个所述单端转差分模块对应连接一条信号输出线和两条扫描线，N≥1且N为正整数；
    所述驱动方法包括：
    控制所述N个单端转差分模块接收时钟信号；
    控制所述N个单端转差分模块根据所述时钟信号，将所述N条信号输出线输出的扫描信号输出至所述2N条扫描线，通过所述N条信号输出线对所述2N条扫描线进行充电。
  13. 如权利要求12所述的显示装置的驱动方法，其中所述时钟信号包括按照预设频率交替发送的第一电平信号和第二电平信号；
    所述控制所述N个单端转差分模块根据所述时钟信号，将所述N条信号输出线输出的扫描信号输出至所述2N条扫描线，包括：所述时钟信号为第一电平信号时，控制所述N个单端转差分模块将所述N条信号输出线输出的扫描信号输出至所述显示面板的奇数行扫描线，通过所述N条信号输出线对所述显示面板的奇数行扫描线进行充电；
    所述时钟信号为第二电平信号时，控制所述N个单端转差分模块将所述N条信号输出线输出的扫描信号输出至所述显示面板的偶数行扫描线，通过所述N条信号输出线对所述显示面板的偶数行扫描线进行充电。
  14. 如权利要求12所述的显示装置的驱动方法，所述单端转差分模块包括：
    第一电子开关单元，所述第一电子开关单元的输出端对应连接所述显示面板的第一扫描线；以及，
    第二电子开关单元，所述第二电子开关单元的输入端和所述第一电子开关单元的输入端共接于一条信号输出线。
  15. 如权利要求14所述的显示装置的驱动方法，其中，所述第二电子开关单元的控制端和所述第一电子开关单元的控制端共接并接入所述时钟信号。
  16. 如权利要求14所述的显示装置的驱动方法，其中，所述第二电子开关单元的输出端对应连接所述显示面板的第二扫描线。
  17. 如权利要求14所述的显示装置的驱动方法，其中，其中，所述第一电子开关单元包括N型金 属氧化物半导体管，所述第二电子开关单元包括P型金属氧化物半导体管；或者，所述第一电子开关单元包括P型金属氧化物半导体管，所述第二电子开关单元包括N型金属氧化物半导体管。
  18. 如权利要求17所述的显示装置的驱动方法，其中，所述P型金属氧化物半导体管的漏极为所述第一电子开关单元的输入端。
  19. 如权利要求17所述的显示装置的驱动方法，其中，所述P型金属氧化物半导体管的源极和栅极分别为所述第一电子开关单元的输入端输出端和控制端。
  20. 一种显示装置的驱动电路，其中所述显示装置包括驱动模块和显示面板，所述驱动电路包括：
    N个单端转差分模块，与所述驱动模块的N条信号输出线和所述显示面板的2N条扫描线连接并接入时钟信号，每个所述单端转差分模块对应连接一条信号输出线和两条扫描线；
    所述N个单端转差分模块用于在所述时钟信号为第一电平信号时，将所述N条信号输出线输出的扫描信号输出至所述显示面板的奇数行扫描线，通过所述N条信号输出线对所述显示面板的奇数行扫描线进行充电；在所述时钟信号为第二电平信号时，将所述N条信号输出线输出的扫描信号输出至所述显示面板的偶数行扫描线，通过所述N条信号输出线对所述显示面板的偶数行扫描线进行充电；其中，N≥1且N为正整数。
PCT/CN2018/075048 2017-09-28 2018-02-02 一种显示装置的驱动电路和驱动方法 WO2019061981A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US16/068,404 US10657864B2 (en) 2017-09-28 2018-02-02 Drive circuit of display device and driving method for display device having single-ended to differential modules

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201710894018.4A CN107610634A (zh) 2017-09-28 2017-09-28 一种显示装置的驱动电路和驱动方法
CN201710894018.4 2017-09-28

Publications (1)

Publication Number Publication Date
WO2019061981A1 true WO2019061981A1 (zh) 2019-04-04

Family

ID=61058972

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2018/075048 WO2019061981A1 (zh) 2017-09-28 2018-02-02 一种显示装置的驱动电路和驱动方法

Country Status (3)

Country Link
US (1) US10657864B2 (zh)
CN (1) CN107610634A (zh)
WO (1) WO2019061981A1 (zh)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107610634A (zh) 2017-09-28 2018-01-19 惠科股份有限公司 一种显示装置的驱动电路和驱动方法
CN109493778B (zh) * 2018-10-31 2020-10-16 惠科股份有限公司 一种显示面板的预充电方法、显示面板和显示装置
CN110322825A (zh) * 2019-07-11 2019-10-11 深圳市华星光电技术有限公司 一种可减少goa级数的电路及显示装置
US10916172B2 (en) 2019-07-11 2021-02-09 Tcl China Star Optoelectronics Technology Co., Ltd. Stage-number reduced gate on array circuit and display device
CN110867156B (zh) * 2019-12-04 2022-10-11 昆山龙腾光电股份有限公司 一种显示面板的驱动电路、驱动方法及显示面板
CN114399970A (zh) * 2022-03-04 2022-04-26 上海天马微电子有限公司 扫描驱动单元和显示装置
CN115188344B (zh) * 2022-07-20 2024-05-31 深圳创维－Rgb电子有限公司 异常显示检测控制电路、方法及显示器

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20070041829A (ko) * 2005-10-17 2007-04-20 삼성전자주식회사 평판표시장치 및 이의 구동방법
CN101561597A (zh) * 2008-04-14 2009-10-21 中华映管股份有限公司 液晶面板及其驱动方法
CN101762915A (zh) * 2008-12-24 2010-06-30 北京京东方光电科技有限公司 Tft-lcd阵列基板及其驱动方法
CN102446498A (zh) * 2010-10-12 2012-05-09 北京京东方光电科技有限公司 液晶显示器的驱动装置和驱动方法
CN103578433A (zh) * 2012-07-24 2014-02-12 北京京东方光电科技有限公司 一种栅极驱动电路、方法及液晶显示器
CN107610634A (zh) * 2017-09-28 2018-01-19 惠科股份有限公司 一种显示装置的驱动电路和驱动方法

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101178879B (zh) * 2006-11-06 2010-09-15 中华映管股份有限公司 液晶显示器的显示面板及其驱动方法
EP2513802B1 (en) * 2009-12-14 2015-03-18 Rambus Inc. Expandable asymmetric-channel memory system
US9041453B2 (en) * 2013-04-04 2015-05-26 Semiconductor Energy Laboratory Co., Ltd. Pulse generation circuit and semiconductor device
CN105096874B (zh) * 2015-08-12 2017-10-17 武汉华星光电技术有限公司 一种 goa 电路、阵列基板和液晶显示器

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20070041829A (ko) * 2005-10-17 2007-04-20 삼성전자주식회사 평판표시장치 및 이의 구동방법
CN101561597A (zh) * 2008-04-14 2009-10-21 中华映管股份有限公司 液晶面板及其驱动方法
CN101762915A (zh) * 2008-12-24 2010-06-30 北京京东方光电科技有限公司 Tft-lcd阵列基板及其驱动方法
CN102446498A (zh) * 2010-10-12 2012-05-09 北京京东方光电科技有限公司 液晶显示器的驱动装置和驱动方法
CN103578433A (zh) * 2012-07-24 2014-02-12 北京京东方光电科技有限公司 一种栅极驱动电路、方法及液晶显示器
CN107610634A (zh) * 2017-09-28 2018-01-19 惠科股份有限公司 一种显示装置的驱动电路和驱动方法

Also Published As

Publication number Publication date
US20190156722A1 (en) 2019-05-23
CN107610634A (zh) 2018-01-19
US10657864B2 (en) 2020-05-19

Similar Documents

Publication Publication Date Title
US11087855B2 (en) Shift register unit and driving method, gate drive circuit and display device
WO2019061981A1 (zh) 一种显示装置的驱动电路和驱动方法
CN105469761B (zh) 用于窄边框液晶显示面板的goa电路
US11862216B2 (en) Shift register and driving method therefor, gate driver circuit, and display apparatus
US20200152283A1 (en) Shift register unit and driving method thereof, gate driving circuit, and display device
US10262615B2 (en) Shift register, driving method, and gate electrode drive circuit
US20220343855A1 (en) Gate driving circuit, display substrate, display device and gate driving method
US9928797B2 (en) Shift register unit and driving method thereof, gate driving apparatus and display apparatus
EP2447950A1 (en) Shift register circuit, display device provided with same, and shift register circuit driving method
US12125546B2 (en) Shift register and driving method therefor, gate driver circuit, and display apparatus
US20180053471A1 (en) Shift register module and display driving circuit thereof
CN105355187A (zh) 基于ltps半导体薄膜晶体管的goa电路
US11107381B2 (en) Shift register and method for driving the same, gate driving circuit and display device
WO2019062287A1 (zh) 移位寄存器单元、栅极驱动电路及驱动方法、显示装置
US8325173B2 (en) Control method for eliminating deficient display and a display device using the same and driving circuit using the same
US11610524B2 (en) Shift register unit and driving method thereof, gate drive circuit and display device
US10714041B2 (en) Gate driver on array circuit
WO2022007147A1 (zh) Goa电路以及显示面板
KR20130023488A (ko) 스캔구동부와 이를 이용한 유기전계발광표시장치
US10971102B2 (en) Shift register unit and driving method, gate driving circuit, and display device
US10872546B2 (en) Shift register unit and method for driving the same, gate driving circuit and display apparatus
US11094389B2 (en) Shift register unit and driving method, gate driving circuit, and display device
US20150161958A1 (en) Gate driver
US10565935B2 (en) Scan driving circuit for OLED and display panel
US20050174315A1 (en) Scanning-line selecting circuit and display device using the same

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 18860949

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 18860949

Country of ref document: EP

Kind code of ref document: A1