[go: up one dir, main page]

WO2009047865A1 - 受信回路、受信回路のａｄコンバータの変換テーブル作成方法、および信号伝送システム - Google Patents

受信回路、受信回路のａｄコンバータの変換テーブル作成方法、および信号伝送システム Download PDF

Info

Publication number
WO2009047865A1
WO2009047865A1 PCT/JP2007/069984 JP2007069984W WO2009047865A1 WO 2009047865 A1 WO2009047865 A1 WO 2009047865A1 JP 2007069984 W JP2007069984 W JP 2007069984W WO 2009047865 A1 WO2009047865 A1 WO 2009047865A1
Authority
WO
WIPO (PCT)
Prior art keywords
converter
conversion table
reception circuit
signal transmission
transmission system
Prior art date
Application number
PCT/JP2007/069984
Other languages
English (en)
French (fr)
Inventor
Masaya Kibune
Original Assignee
Fujitsu Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Limited filed Critical Fujitsu Limited
Priority to PCT/JP2007/069984 priority Critical patent/WO2009047865A1/ja
Priority to CN200780100491.5A priority patent/CN101796732B/zh
Priority to JP2009536905A priority patent/JP4874398B2/ja
Publication of WO2009047865A1 publication Critical patent/WO2009047865A1/ja
Priority to US12/757,571 priority patent/US8031091B2/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B3/00—Line transmission systems
    • H04B3/02—Details
    • H04B3/04—Control of transmission; Equalising

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Analogue/Digital Conversion (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
  • Circuits Of Receivers In General (AREA)

Abstract

　入力信号に応じてデジタルデータを出力するＡＤコンバータ３１と、ＡＤコンバータの非線形性を補正する補正回路５０と、補正された前記デジタルデータを等化する等化回路３２と、を備え、ＡＤＣの非線形性を補正するように構成された受信回路３で、補正回路５０は、ＡＤコンバータの出力するデジタルデータを変換する変換テーブル５５と、ＡＤコンバータの出力データと等化回路の出力から変換テーブルを作成する補正量演算部５４と、を備える。
PCT/JP2007/069984 2007-10-12 2007-10-12 受信回路、受信回路のａｄコンバータの変換テーブル作成方法、および信号伝送システム WO2009047865A1 (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
PCT/JP2007/069984 WO2009047865A1 (ja) 2007-10-12 2007-10-12 受信回路、受信回路のａｄコンバータの変換テーブル作成方法、および信号伝送システム
CN200780100491.5A CN101796732B (zh) 2007-10-12 2007-10-12 接收电路及其ad转换器的转换表生成方法以及信号传输系统
JP2009536905A JP4874398B2 (ja) 2007-10-12 2007-10-12 受信回路、受信回路のａｄコンバータの変換テーブル作成方法、および信号伝送システム
US12/757,571 US8031091B2 (en) 2007-10-12 2010-04-09 Reception circuit, method of creating AD converter conversion table of reception circuit, and signal transfer system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2007/069984 WO2009047865A1 (ja) 2007-10-12 2007-10-12 受信回路、受信回路のａｄコンバータの変換テーブル作成方法、および信号伝送システム

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/757,571 Continuation US8031091B2 (en) 2007-10-12 2010-04-09 Reception circuit, method of creating AD converter conversion table of reception circuit, and signal transfer system

Publications (1)

Publication Number Publication Date
WO2009047865A1 true WO2009047865A1 (ja) 2009-04-16

Family

ID=40549021

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2007/069984 WO2009047865A1 (ja) 2007-10-12 2007-10-12 受信回路、受信回路のａｄコンバータの変換テーブル作成方法、および信号伝送システム

Country Status (4)

Country Link
US (1) US8031091B2 (ja)
JP (1) JP4874398B2 (ja)
CN (1) CN101796732B (ja)
WO (1) WO2009047865A1 (ja)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011228799A (ja) * 2010-04-15 2011-11-10 Fujitsu Ltd 受信回路
WO2017213138A1 (ja) * 2016-06-08 2017-12-14 株式会社デンソー 受信装置
WO2023218756A1 (ja) * 2022-05-11 2023-11-16 ソニーセミコンダクタソリューションズ株式会社 アナログデジタル変換器、電子装置、および、アナログデジタル変換器の制御方法

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5605064B2 (ja) * 2010-08-04 2014-10-15 富士通株式会社 判定帰還等化回路、受信回路、及び判定帰還等化処理方法
JP2012079385A (ja) * 2010-10-04 2012-04-19 Sony Corp データ検出装置、再生装置、データ検出方法
WO2021067932A1 (en) * 2019-10-03 2021-04-08 Texas Instruments Incorporated Non-linearity correction
US11239854B2 (en) 2019-10-03 2022-02-01 Texas Instruments Incorporated Non-linearity correction

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04259125A (ja) * 1991-02-13 1992-09-14 Nec Corp 自動等化器
JPH10322205A (ja) * 1997-05-14 1998-12-04 Nippon Columbia Co Ltd 非線形歪み補正装置及び非線形歪み補正方法
JP2003298953A (ja) * 2002-03-29 2003-10-17 Seiko Epson Corp 画像処理装置および画像処理方法
JP2007189535A (ja) * 2006-01-13 2007-07-26 Hitachi Kokusai Electric Inc 歪補償増幅装置

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL8600815A (nl) 1986-03-28 1987-10-16 At & T & Philips Telecomm Inrichting voor het kompenseren van niet-lineaire vervorming in een te digitaliseren ingangssignaal en een echokompensatiestelsel voorzien van een dergelijke inrichting.
JP3556066B2 (ja) 1996-07-10 2004-08-18 コロムビアミュージックエンタテインメント株式会社 歪み検出装置および歪み補正装置および歪み補正方法
US5771127A (en) * 1996-07-29 1998-06-23 Cirrus Logic, Inc. Sampled amplitude read channel employing interpolated timing recovery and a remod/demod sequence detector
US6127955A (en) * 1998-11-20 2000-10-03 Telefonaktiebolaget Lm Ericsson (Publ) Method and system for calibrating analog-to-digital conversion
US6690311B2 (en) * 1998-11-20 2004-02-10 Telefonaktiebolaget Lm Ericsson (Publ) Adaptively calibrating analog-to-digital conversion with correction table indexing
JP3292165B2 (ja) 1999-02-02 2002-06-17 日本電気株式会社 線路等化器及びその等化方法
WO2001099282A1 (en) 2000-06-19 2001-12-27 Telefonaktiebolaget Lm Ericsson (Publ) Full scale calibration of analog-to-digital conversion
JP4259125B2 (ja) * 2003-01-29 2009-04-30 トヨタ自動車株式会社 潤滑油の温度制御装置
DE10305972A1 (de) * 2003-02-13 2004-09-02 Micronas Gmbh Kompensationsschaltungsanordnung und Kompensationsverfahren zum Kompensieren von nicht-linearen Verzerrungen eines AD-Wandlers
US6967603B1 (en) * 2004-07-19 2005-11-22 Realtek Semiconductor Corp. ADC background calibration timing
DE102004049348A1 (de) * 2004-10-08 2006-04-20 Micronas Gmbh Verfahren sowie Einrichtung zur Kompensation von Kennlinienfehlern eines Analog-Digital-Wandlers

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04259125A (ja) * 1991-02-13 1992-09-14 Nec Corp 自動等化器
JPH10322205A (ja) * 1997-05-14 1998-12-04 Nippon Columbia Co Ltd 非線形歪み補正装置及び非線形歪み補正方法
JP2003298953A (ja) * 2002-03-29 2003-10-17 Seiko Epson Corp 画像処理装置および画像処理方法
JP2007189535A (ja) * 2006-01-13 2007-07-26 Hitachi Kokusai Electric Inc 歪補償増幅装置

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011228799A (ja) * 2010-04-15 2011-11-10 Fujitsu Ltd 受信回路
WO2017213138A1 (ja) * 2016-06-08 2017-12-14 株式会社デンソー 受信装置
JP2017220820A (ja) * 2016-06-08 2017-12-14 株式会社デンソー 受信装置
WO2023218756A1 (ja) * 2022-05-11 2023-11-16 ソニーセミコンダクタソリューションズ株式会社 アナログデジタル変換器、電子装置、および、アナログデジタル変換器の制御方法

Also Published As

Publication number Publication date
JPWO2009047865A1 (ja) 2011-02-17
CN101796732B (zh) 2013-08-14
US8031091B2 (en) 2011-10-04
US20100194611A1 (en) 2010-08-05
JP4874398B2 (ja) 2012-02-15
CN101796732A (zh) 2010-08-04

Similar Documents

Publication Publication Date Title
WO2009047865A1 (ja) 受信回路、受信回路のａｄコンバータの変換テーブル作成方法、および信号伝送システム
TW200637165A (en) Receiver capable of correcting mismatch of time-interleaved parallel ADC and method thereof
WO2007135928A9 (ja) デジタルアナログ変換装置
WO2009047852A1 (ja) 受信回路、受信方法、信号伝送システム
WO2008042247A3 (en) Adaptive composite analog to digital converter
WO2010116593A1 (ja) 補正信号生成装置およびａ／ｄ変換装置
WO2008146790A1 (ja) 測定装置およびプログラム
WO2008042250A3 (en) Composite analog to digital receiver with adaptive self-linearization
WO2010098918A3 (en) Continuous-time sigma-delta modulator with multiple feedback paths having independent delays
WO2005094536A3 (en) Digital linearizing system
WO2005094548A3 (en) Reduced complexity nonlinear filters for analog-to-digital converter linearization
TW200642283A (en) Voltage hold circuit and clock synchronization circuit
WO2006083823A3 (en) Video decoder with different signal types processed by common analog-to-digital converter
WO2007096796A3 (en) Exponential digital to analog converter
DE602006008123D1 (de) Empfänger-dc-offset-korrektur
WO2011078498A3 (ko) 다중 모드 광대역 무선통신 장치 및 방법
WO2013156044A8 (en) Technique for calibrating a receiver apparatus
EP3703260A3 (en) Digital calibration systems and methods for multi-stage analog-to-digital converters
WO2006138497A3 (en) Synchronous analog to digital conversion system and method
JPWO2011118370A1 (ja) 時間インターリーブ方式ａ／ｄ変換装置
TW200644404A (en) Negative feedback system with an error compensation scheme
WO2011051763A8 (en) Calibration scheme for analog-to-digital converter
WO2010013196A3 (en) A method to linearize the output from an adc
TW200943268A (en) System and method for adaptive color space conversion
ATE447261T1 (de) Schaltung für hochauflösende digital-analog- umwandlung

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200780100491.5

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07829720

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2009536905

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 07829720

Country of ref document: EP

Kind code of ref document: A1