Classifications

• • G—PHYSICS
  • G06—COMPUTING; CALCULATING OR COUNTING
  • G06F—ELECTRIC DIGITAL DATA PROCESSING
  • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
  • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
  • G06F1/10—Distribution of clock signals, e.g. skew

Definitions

• the present invention concerns a process and arrangement for the mutual synchronization of application-specific integrated circuits (ASIC) arranged to communicate with one another.
• ASIC application-specific integrated circuits
• Each operation or change of state in an integrated circuit is initiated by a clock signal which can be generated in the circuit or can be input into the circuit from a clock disposed externally thereof. It is important that the parts of an integrated circuit which are interdependent or communicate with one another in some way are synchronized in terms of time. This synchronization is brought about by the clock signal which has to be distributed such that clock skew between clock signals in the different parts of the integrated circuit is nTjxumized.
• L'S-A-5 317 601 earlier disclosed a technique for feeding clock signals at different frequencies to a number of different pans of an integrated circuit. ⁇ number of clock sienals are ceneraicd and distributed to the different parts of the circuit. In order to improve control of clock skew between these synchronized clock signals a synchronizing signal is also generated and is used as a reference for the clock signal. This synchronizing signal is distributed to the different parts of the integrated circuit. A synchronizing circuit adapted to each part of the integrated circuit receives the clock signals and the synchronizing signal.
• the synchronizing circuit essentially comprises a multiplexer which through-connects the clock signal to the intended part of the integrated circuit under the control of the synchronizing signal. Each synchronizing circuit therefore synchronizes the respective clock signal according to the synchronizing signal.
• the known synchronizing circuit consequently overcomes the problem of reducing skew between synchronizing signals to different parts of an integrated circuit.
• the solution can be inadequate when data is exchanged between these parts.
• the object of the present invention is to solve the problem of improving synchronization between integrated circuits which communicate with one another.
• This object is achieved for respective integrated circuits by means of an arrangement and a process whereby an activating pulse edge in a common clock signal to an edge-triggered integrated circuit can be deterrnined.
• the integrated circuit is arranged to communicate with at least one further integrated circuit.
• the different integrated circuits are also arranged to receive frequency data in the form of a clock signal which is adapted to the respective circuit and which is used for establishing in the respective integrated circuit an activating pulse edge in the common clock signal.
• the arrangement according to the invention comprises a switching device and an edge-triggered storage member.
• the switching device is arranged to receive a clock signal which is adapted to the integrated circuit and which has a lower frequenc ⁇ than the common clock si ⁇ nal.
• the storage member is in turn arranoed to receive an output signal from the switching device which can change between a first and a second state depending on the clock signal adapted to the integrated circuit.
• In the first state of the switching device an input signal from a second integrated circuit with which the integrated circuit communicates is through-connected.
• In the second state of the switching device an output signal from the storage member is fed back through the switching device and back to the same storage member.
• Figure 1 shows three application-specific integrated circuits with separate clock signals
• Figure 2 shows three application-specific integrated circuits which receive a common clock signal
• Figure 3 shows some examples of clock signals
• Figure 4 shows the arrangement according to the invention.
• Figure 2 showing a digital system in the case of which a common clock signal CLK is coupled into a plurality of application-specific integrated circuits ASIC1, ASIC2, ASIC3, and Figure 4 showing an arrangement in the case of which an activating pulse edge in the common clock signal CLK can be determined for the respective integrated circuit.
• FIG. 1 shows a system according to the prior art.
• the system comprises means 1 for generating a common clock frequency.
• the clock frequencies ⁇ l. ⁇ 2. ⁇ 3 adapted to the respective circuit can be generated from the common clock signal CLK by means of a frequency divider 2.
• Each of the application-specific integrated circuits ASIC1. ASIC2. ASIC3 shown in the Figures receives the clock signal ⁇ l . ⁇ 2. ⁇ 3 adapted to the respective circuit.
• problems arise when data has to be exchanged between the integrated circuits ASIC1.
• delays in the frequenc> divider 2. for example, differences in s> ⁇ chronization can occur between the clock signals ⁇ l . ⁇ 2. ⁇ 3 in the respective integrated circuits, i.e. problems with clock skew occur when data is exchanged between the circuits.
• the arrangement according to the invention is intended for clock pulse distribution according to Figure 2.
• a common clock signal CLK is generated and transmitted to a frequency divider 2 which generates three new clock signals ⁇ l, ⁇ 2, ⁇ 3 from the common clock signal CLK. These three new clock signals are adapted to the requirement in the respective application-specific integrated circuit ASICl, ASIC2. ASIC3.
• each of the application-specific integrated circuits also receives the common clock signal CLK which is transmitted with a n ⁇ iimum relative delay to each of the integrated circuits.
• Each integrated circuit ASICl, ASIC2, ASIC3 thus receives two different clock signals at different frequencies.
• the integrated circuits are arranged to communicate with one other, which is shown in the Figures by the connection from each of the circuits to a common databus 3.
• Figure 3 shows an example of a common clock signal CLK, a first clock signal ⁇ l which is adapted to a first integrated circuit ASICl and a second clock signal ⁇ 2 which is adapted to a second integrated circuit ASIC2.
• the first and second clock signals ⁇ l, ⁇ 2 are generated from the common clock signal CLK.
• the Figure shows the situation at the input of the first integrated circuit ASICl and at the input of the second integrated circuit ASIC2.
• a given delay has occurred in the first clock signal ⁇ l and in the second clock signal ⁇ 2 in relation to the common clock signal CLK. Both the first and the second clock signals are consequently phase-shifted relative to the common clock signal CLK.
• a given delay has also occurred between the first clock signal ⁇ l and the second clock signal ⁇ 2.
• Figure 4 shows the arrangement according to the invention. 1 iis arrangement enables the s ⁇ nchronization of each application-specific integrated circuit ASICl .
• ASIC2. ⁇ S1C3 to be adapted to the common clock signal CLK.
• Each input of data into a first integrated circuit ASICl is thereby performed synchronously with the common clock signal CLK in spite of the fact that the circuit is controlled by a first clock signal ⁇ l which has a first clock frequency.
• a switching device 5 receives the first clock signal ⁇ l and is actuated thereby such that it changes between a first and a second state. This change occurs for each edge of a clock pulse in the first clock signal ⁇ l adapted to the circuit such that the switching device 5 is in the first state for the entire clock pulse, i.e. the period of time between a positive edge and a negative edge following the latter in the first clock signal ⁇ l .
• the input signal IN shown in the Figure corresponds to a signal from for example the second integrated circuit which is controlled by the second clock signal ⁇ 2.
• a storage member 6 is arranged for the intermediate storage of the input signal IN.
• the changes of state of the storage member 6 are controlled by the common clock signal CLK which means that input into and output from the storage member 6 occurs at a higher frequency than the input into the switching device 5.
• the storage member 6 receives the output signal from the switching device 5 during a first clock pulse and this signal can already be received at the output of the storage member 6 during the same clock pulse.
• the storage member is arranged to store the input signal until a new input occurs during a subsequent clock pulse. Consequently intermediate storage occurs during a clock cycle in the common clock signal CLK.
• the output signal OUT from the arrangement 4 to the first integrated circuit ASICl remains constant.
• the integrated circuit ASICl triggers on the positive edge of a clock pulse in known manner in the first clock signal ⁇ l and the output signal OUT of the arrangernent should therefore not be changed before a new clock pulse is received in the first clock signal ⁇ l .
• the output signal from the storage member 6 is fed back to the switching device 5.
• the fed-back output signal is through-connected to the storage member 6 which, during the subsequent clock pulse in the common clock signal CLK, through-connects the same signal to the storage member output, which signal constitutes the output signal from the arrangement.
• the switching device When a new clock pulse is received in the first clock signal, the switching device returns to the first state again and an input signal to the circuit can be fed through the switching device to the storage member. This input signal can then be fed further, by further synchronization, to the integrated circuit from the storage member.
• the frequency for the second clock signal ⁇ 2 is precisely one quarter of the frequency for the common clock signal CLK
• the use of the arrangement 4 according to the invention in the second integrated circuit ASIC2 thus means that data from some other integrated circuit ASICl, ASIC3 can be coupled through the switching device 5 during the first clock pulse in the second clock signal ⁇ 2.
• the output signal OUT from the arrangement 4, i.e. from the storage member 6, responds to the input signal IN as quickly as the next positive edge is detected in the common clock signal CLK.
• an activating pulse edge is therefore selected in the common clock signal CLK.
• the arrangement according to the invention and shown in Figure 4 is arranged for connection to an input on each of the integrated circuits ASICl. ASIC2. ASIC3 which are arranged to communicate with one other.
• a clock signal adapted to the circuit is synchronized with a clock signal CLK which is common to all the communicating integrated circuits ASICl, ASIC2, ASIC3.
• the output signal OUT from the arrangement 4 according to the invention constitutes the input signal to the corresponding integrated circuit.

Landscapes

• Engineering & Computer Science (AREA)
• Theoretical Computer Science (AREA)
• Physics & Mathematics (AREA)
• General Engineering & Computer Science (AREA)
• General Physics & Mathematics (AREA)
• Semiconductor Integrated Circuits (AREA)
• Synchronisation In Digital Transmission Systems (AREA)
• Pulse Circuits (AREA)
• Manipulation Of Pulses (AREA)
• Static Random-Access Memory (AREA)
• Information Transfer Systems (AREA)

Priority Applications (5)

Applications Claiming Priority (2)

Publications (1)

Family

ID=20397776

Family Applications (1)

Country Status (8)

Families Citing this family (2)

Citations (4)

Family Cites Families (14)

• 1995
  • 1995-03-31 SE SE9501176A patent/SE9501176L/sv not_active IP Right Cessation
• 1996
  • 1996-03-27 JP JP8529266A patent/JPH11502960A/ja active Pending
  • 1996-03-27 WO PCT/SE1996/000392 patent/WO1996030820A1/en active IP Right Grant
  • 1996-03-27 DE DE69623454T patent/DE69623454T2/de not_active Expired - Lifetime
  • 1996-03-27 CA CA002216366A patent/CA2216366A1/en not_active Abandoned
  • 1996-03-27 EP EP96909428A patent/EP0817993B1/en not_active Expired - Lifetime
  • 1996-03-27 US US08/930,266 patent/US5969550A/en not_active Expired - Lifetime
  • 1996-03-27 AU AU52925/96A patent/AU5292596A/en not_active Abandoned

Patent Citations (4)

Also Published As

Similar Documents

Legal Events