[go: up one dir, main page]

US9412675B2 - Interconnect structure with improved conductive properties and associated systems and methods - Google Patents

Interconnect structure with improved conductive properties and associated systems and methods Download PDF

Info

Publication number
US9412675B2
US9412675B2 US14/281,449 US201414281449A US9412675B2 US 9412675 B2 US9412675 B2 US 9412675B2 US 201414281449 A US201414281449 A US 201414281449A US 9412675 B2 US9412675 B2 US 9412675B2
Authority
US
United States
Prior art keywords
semiconductor die
conductive member
depression
dielectric material
conductive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US14/281,449
Other versions
US20150333026A1 (en
Inventor
Jaspreet S. Gandhi
Wayne H. Huang
James M. Derderian
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
US Bank NA
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to US14/281,449 priority Critical patent/US9412675B2/en
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Assigned to MICRON TECHNOLOGY, INC. reassignment MICRON TECHNOLOGY, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: DERDERIAN, JAMES M., HUANG, WAYNE H., GANDHI, JASPREET S.
Publication of US20150333026A1 publication Critical patent/US20150333026A1/en
Assigned to U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT reassignment U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MICRON TECHNOLOGY, INC.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT reassignment MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT PATENT SECURITY AGREEMENT Assignors: MICRON TECHNOLOGY, INC.
Priority to US15/229,618 priority patent/US9837383B2/en
Application granted granted Critical
Publication of US9412675B2 publication Critical patent/US9412675B2/en
Assigned to U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT reassignment U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Assignors: MICRON TECHNOLOGY, INC.
Priority to US15/788,094 priority patent/US20180040592A1/en
Assigned to JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT reassignment JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MICRON SEMICONDUCTOR PRODUCTS, INC., MICRON TECHNOLOGY, INC.
Assigned to MICRON TECHNOLOGY, INC. reassignment MICRON TECHNOLOGY, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Assigned to MICRON TECHNOLOGY, INC. reassignment MICRON TECHNOLOGY, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Assigned to MICRON TECHNOLOGY, INC., MICRON SEMICONDUCTOR PRODUCTS, INC. reassignment MICRON TECHNOLOGY, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/40—Mountings or securing means for detachable cooling or heating arrangements ; fixed by friction, plugs or springs
    • H01L23/4006—Mountings or securing means for detachable cooling or heating arrangements ; fixed by friction, plugs or springs with bolts or screws
    • H01L23/4012—Mountings or securing means for detachable cooling or heating arrangements ; fixed by friction, plugs or springs with bolts or screws for stacked arrangements of a plurality of semiconductor devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
    • H01L25/03—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/041—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in subclass H10F
    • H01L25/043—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
    • H01L25/03—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H10D89/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
    • H01L25/03—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H10D89/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
    • H01L25/03—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/075—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H10H20/00
    • H01L25/0756—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
    • H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, the devices being individual devices of subclass H10D or integrated devices of class H10
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1301—Shape
    • H01L2224/13011—Shape comprising apertures or cavities, e.g. hollow bump
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1301—Shape
    • H01L2224/13016—Shape in side view
    • H01L2224/13018—Shape in side view comprising protrusions or indentations
    • H01L2224/13019—Shape in side view comprising protrusions or indentations at the bonding interface of the bump connector, i.e. on the surface of the bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13111—Tin [Sn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13155—Nickel [Ni] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/165—Material
    • H01L2224/16501—Material at the bonding interface
    • H01L2224/16503—Material at the bonding interface comprising an intermetallic compound
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73253—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H01L2224/81815—Reflow soldering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes
    • H01L2225/04—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same main group of the same subclass of class H10
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes
    • H01L2225/04—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same main group of the same subclass of class H10
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes
    • H01L2225/04—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same main group of the same subclass of class H10
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06527—Special adaptation of electrical connections, e.g. rewiring, engineering changes, pressure contacts, layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes
    • H01L2225/04—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same main group of the same subclass of class H10
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes
    • H01L2225/04—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same main group of the same subclass of class H10
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes
    • H01L2225/04—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same main group of the same subclass of class H10
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06582—Housing for the assembly, e.g. chip scale package [CSP]
    • H01L2225/06586—Housing with external bump or bump-like connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes
    • H01L2225/04—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same main group of the same subclass of class H10
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06589—Thermal management, e.g. cooling
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367—Cooling facilitated by shape of device
    • H01L23/3675—Cooling facilitated by shape of device characterised by the shape of the housing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00012—Relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01028—Nickel [Ni]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0105—Tin [Sn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01327—Intermediate phases, i.e. intermetallics compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/049—Nitrides composed of metals from groups of the periodic table
    • H01L2924/0503—13th Group
    • H01L2924/05032—AlN
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Definitions

  • the disclosed embodiments relate to interconnect structures in semiconductor die assemblies.
  • the present technology relates to an interconnect structure with improved conductive properties, including improved electrical and/or thermal properties.
  • Packaged semiconductor dies typically include a semiconductor die mounted on a substrate and encased in a plastic protective covering.
  • the die includes functional features, such as memory cells, processor circuits, and imager devices, as well as bond pads electrically connected to the functional features.
  • the bond pads can be electrically connected to terminals outside the protective covering to allow the die to be connected to higher level circuitry.
  • semiconductor dies can be stacked upon and electrically connected to one another by individual interconnects placed between adjacent dies.
  • FIG. 1 is a cross-sectional view of a semiconductor die assembly configured in accordance with an embodiment of the present technology.
  • FIG. 2 is an enlarged cross-sectional view of a semiconductor device that includes interconnect structures configured in accordance with an embodiment of the present technology.
  • FIGS. 3A-3I are cross-sectional views illustrating a semiconductor device at various stages in a method for making interconnect structures or other connectors in accordance with selected embodiments of the present technology.
  • FIG. 4 is a schematic view of a system that includes a semiconductor die assembly configured in accordance with embodiments of the present technology.
  • semiconductor device and “semiconductor die” generally refer to a solid-state device that includes semiconductor material, such as a logic device, memory device, or other semiconductor circuit, component, etc.
  • semiconductor material such as a logic device, memory device, or other semiconductor circuit, component, etc.
  • semiconductor device and “semiconductor die” can refer to a finished device or to an assembly or other structure at various stages of processing before becoming a finished device.
  • substrate can refer to a wafer-level substrate or to a singulated, die-level substrate.
  • suitable steps of the methods described herein can be performed at the wafer level or at the die level.
  • structures disclosed herein can be formed using conventional semiconductor-manufacturing techniques. Materials can be deposited, for example, using chemical vapor deposition, physical vapor deposition, atomic layer deposition, spin coating, and/or other suitable techniques. Similarly, materials can be removed, for example, using plasma etching, wet etching, chemical-mechanical planarization, or other suitable techniques.
  • the technology may have additional embodiments, and that the technology may be practiced without several of the details of the embodiments described below with reference to FIGS. 1-4 .
  • the terms “vertical,” “lateral,” “upper” and “lower” can refer to relative directions or positions of features in the semiconductor die assemblies in view of the orientation shown in the Figures. For example, “upper” or “uppermost” can refer to a feature positioned closer to the top of a page than another feature. These terms, however, should be construed broadly to include semiconductor devices having other orientations.
  • FIG. 1 is a cross-sectional view of a semiconductor die assembly 100 (“assembly 100 ”) configured in accordance with an embodiment of the present technology.
  • the assembly 100 includes a stack of first semiconductor dies 102 a carried by a second semiconductor die 102 b (collectively “semiconductor dies 102 ”).
  • the second semiconductor die 102 b is carried by an interposer 120 .
  • the interposer 120 can include, for example, a semiconductor die, a dielectric spacer, and/or another suitable substrate having electrical connectors (not shown), such as vias, metal traces, etc.) connected between the interposer 120 and a package substrate 125 .
  • the package substrate 125 can include, for example, an interposer, a printed circuit board, another logic die, or another suitable substrate connected to package contacts 127 (e.g., bond pads) and electrical connectors 128 (e.g., solder balls) that electrically couple the assembly 100 to external circuitry (not shown).
  • package contacts 127 e.g., bond pads
  • electrical connectors 128 e.g., solder balls
  • the package substrate 125 and/or the interposer 120 can be configured differently.
  • the interposer 120 can be omitted and the second semiconductor die 102 b can be directly connected to the package substrate 125 .
  • the assembly 100 can further include a thermally conductive casing 110 (“casing 110 ”).
  • the casing 110 can include a cap portion 112 and a wall portion 113 attached to or integrally formed with the cap portion 112 .
  • the cap portion 112 can be attached to the top-most first semiconductor die 102 a by a first bond material 114 a (e.g., an adhesive).
  • the wall portion 113 can extend vertically away from the cap portion 112 and be attached to a peripheral portion 106 of the first semiconductor die 102 a (known to those skilled in the art as a “porch” or “shelf) by a second bond material 114 b (e.g., an adhesive).
  • the casing 110 can serve as a heat spreader to absorb and dissipate thermal energy away from the semiconductor dies 102 .
  • the casing 110 can accordingly be made from a thermally conductive material, such as nickel (Ni), copper (Cu), aluminum (Al), ceramic materials with high thermal conductivities (e.g., aluminum nitride), and/or other suitable thermally conductive materials.
  • the first bond material 114 a and/or the second bond material 114 b can be made from what are known in the art as “thermal bond materials” or “TIMs”, which are designed to increase the thermal contact conductance at surface junctions (e.g., between a die surface and a heat spreader).
  • TIMs can include silicone-based greases, gels, or adhesives that are doped with conductive materials (e.g., carbon nano-tubes, solder materials, diamond-like carbon (DLC), etc.), as well as phase-change materials.
  • the first bond material 114 a and/or the second bond material 114 b can include other suitable materials, such as metals (e.g., copper) and/or other suitable thermally conductive materials.
  • first and/or second semiconductor dies 102 can be at least partially encapsulated in a dielectric underfill material 116 .
  • the underfill material 116 can be deposited or otherwise formed around and/or between some or all of the dies to enhance a mechanical connection with a die and/or to provide electrical isolation between conductive features and/or structures (e.g., interconnects).
  • the underfill material 116 can be a non-conductive epoxy paste, a capillary underfill, a non-conductive film, a molded underfill, and/or include other suitable electrically-insulative materials.
  • the underfill material 116 can be selected based on its thermal conductivity to enhance heat dissipation through the dies of the assembly 100 .
  • the underfill material 116 can be used in lieu the first bond material 114 a and/or the second bond material 114 b to attach the casing 110 to the top-most first semiconductor die 102 a
  • the semiconductor dies 102 can each be formed from a semiconductor substrate, such as silicon, silicon-on-insulator, compound semiconductor (e.g., Gallium Nitride), or other suitable substrate.
  • the semiconductor substrate can be cut or singulated into semiconductor dies having any of variety of integrate circuit components or functional features, such as dynamic random-access memory (DRAM), static random-access memory (SRAM), flash memory, other forms of integrated circuit devices, including memory, processing circuits, imaging components, and/or other semiconductor devices.
  • DRAM dynamic random-access memory
  • SRAM static random-access memory
  • flash memory other forms of integrated circuit devices, including memory, processing circuits, imaging components, and/or other semiconductor devices.
  • the assembly 100 can be configured as a hybrid memory cube (HMC) in which the first semiconductor dies 102 a provide data storage (e.g., DRAM dies) and the second semiconductor die 102 b provides memory control (e.g., DRAM control) within the HMC.
  • the assembly 100 can include other semiconductor dies in addition to and/or in lieu of one or more of the semiconductor dies 102 .
  • such semiconductor dies can include integrated circuit components other than data storage and/or memory control components.
  • the assembly 100 includes nine dies stacked on the interposer 120 , in other embodiments the assembly 100 can include fewer than nine dies (e.g., six dies) or more than nine dies (e.g., twelve dies, fourteen dies, sixteen dies, thirty-two dies, etc.).
  • the assembly 100 can include four memory dies stacked on two logic dies.
  • the semiconductor dies 102 can have different sizes.
  • the second die 102 b can have the same footprint as at least one of the first semiconductor dies 102 a.
  • the assembly 100 includes a plurality of interconnect structures 130 positioned between each of the semiconductor dies 102 . At least a portion of the interconnect structures 130 can be coupled to a redistribution network 147 having conductive traces 140 or other suitable conductive structures (e.g., contact pads) formed on each of the semiconductor dies 102 .
  • the conductive traces 140 traces can be coupled to a plurality of through-substrate interconnects (TSVs) 142 .
  • TSVs through-substrate interconnects
  • the TSVs 142 can extend through each of the semiconductor dies 102 and couple together corresponding conductive traces 140 on opposite sides of each of the dies 102 .
  • the TSVs 142 are disposed toward the center of the semiconductor dies 102 , and the conductive traces 140 fan outwardly from the TSVs 142 to connect to individual interconnect structures 130 .
  • the TSVs 142 , the conductive traces 140 , and/or the interconnect structures 130 can be arranged differently.
  • the redistribution network 147 can be omitted and the interconnect structures 130 can be in direct contact with the corresponding TSVs 142 .
  • the interconnect structures 130 can each include a first conductive member 132 and a second conductive member 133 coupled to the first conductive member 132 by a bond material 135 .
  • the bond material 135 can at least partially encapsulate the second conductive member 133 within a depression 137 located in the first conductive member 132 .
  • the bond material 135 can be configured to enhance the electrical and/or thermal coupling between the first and second conductive members 132 and 133 .
  • certain interconnect structures 130 can be “dummy” structures that are not electrically coupled to any of the semiconductor dies 102 .
  • the outermost interconnect structures 130 at each of the semiconductor dies 102 are not connected to the redistribution network 147 .
  • these “dummy” interconnect structures can be positioned at various locations on the semiconductor dies 102 (e.g., toward the periphery, center, etc.) to provide additional mechanical support and/or enhance heat transfer throughout the regions between the semiconductor dies 102 .
  • FIG. 2 is an enlarged view of a semiconductor device 205 that includes individual interconnect structures 230 configured in accordance with an embodiment of the present technology.
  • each of the interconnect structures 230 includes a first conductive member, or cup 232 , coupled to a second conductive member, or pillar 233 , by a bond material 235 .
  • the cup 232 is attached to a first substrate 202 a (e.g., a semiconductor wafer or die) and can include a recessed surface 231 defining a depression 237 that contains the bond material 235 .
  • the cup 232 extends (e.g., projects) beyond a surface of the first substrate 202 a .
  • the cup 232 can be at least partially recessed below this surface.
  • the pillar 233 is attached to a second substrate 202 b (e.g., a semiconductor wafer or die) and extends (e.g., projects) at least partially into the depression 237 of the cup 232 .
  • the cup 232 and the pillar 233 can each include copper or copper alloy materials.
  • a first barrier material 274 e.g., a nickel material
  • a second barrier material 284 e.g., a nickel material
  • the bond material 235 forms a conductive joint 236 that at least partially encapsulates the pillar 233 within the cup 232 .
  • the bond material can include, for example, solder (e.g., metal solder) and/or other suitable conductive bonding materials (e.g., a conductive epoxy or paste).
  • the bond material 235 can be heated (e.g., reflowed) and react with the conductive materials of the cup 232 and the pillar 233 to form intermetallics 234 (identified individually as first and second intermetallics 234 a and 234 b ) that bond the bond material 235 to the cup 232 and the pillar 233 .
  • the reaction when a tin/silver (SnAg) bond material reacts with a nickel-based barrier material, the reaction can form tin/nickel (SnNi) intermetallics.
  • the bond material 235 can form a third intermetallic 234 c when the bond material 235 reacts with the conductive material (e.g., copper) at a sidewall 238 of the pillar 332 .
  • the reaction of tin/silver solder with copper can form a tin/copper intermetallic (SnCu).
  • conventional metal contacts typically have flat contact surfaces that are bonded together with metal solder.
  • metal contacts can be bonded together by placing a solder ball between the metal contacts and then reflowing the solder so that it reacts with the metal at the contact surfaces of the contacts.
  • solder can migrate or spread during reflow.
  • the solder can be displaced when it squeezed between the metal contacts.
  • certain forces such as surface tension, can cause the solder to wick away from a contact surface and onto other surfaces.
  • One specific challenge occurs when the solder wicks onto and forms an intermetallic on the sidewalls of a metal contact.
  • This intermetallic at the sidewalls can ultimately degrade the overall electrical and/or thermal conductively of the contact.
  • conventional tin/copper intermetallics can reduce the overall thermal conductivity of a copper-based contact.
  • the solder can consume a substantial amount of metal, which can cause the interconnect to slump and/or form voids in the sidewalls (e.g., due to Kirkendall voiding).
  • the cup 232 and the pillar 233 can be configured to prevent the formation of intermetallics outside of the depression 237 .
  • the cup 232 can contain the bond material within the depression 237 during reflow to prevent the spread or migration of the bond material 235 .
  • surface tension can hold the bond material 235 within the depression 237 .
  • the volume of the bond material 235 can be selected to limit the conversion of conductive materials (e.g., copper) into intermetallics.
  • the volume can be selected such that the bond material 235 is fully consumed before a substantial portion or any of the material at the sidewall 238 of the pillar 233 is converted into an intermetallic.
  • the bond material 235 can be fully converted into intermetallics.
  • the first intermetallic 234 a can contact the second intermetallic 234 b and/or the third intermetallic 234 c within the depression 237 .
  • FIGS. 3A-3I are partially schematic cross-sectional views illustrating a portion of a semiconductor device 305 at various stages in a method for making interconnect structures in accordance with selected embodiments of the present technology.
  • the semiconductor device 305 includes a first substrate 304 a (e.g., a silicon wafer or die) and a dielectric material 350 a (e.g., silicon oxide) formed thereon.
  • the semiconductor device 305 further includes a conductive trace 340 a and a contact pad 343 a buried within the dielectric material 350 a .
  • the conductive trace 340 a is coupled to a substrate contact 307 (e.g., a copper bond pad), and the contact pad 343 a is electrically isolated from the substrate contact 307 by the dielectric material 350 a .
  • the conductive trace 340 a and the contact pad 343 a can each include copper, copper alloy, and/or other suitable conductive materials.
  • FIG. 3B shows the semiconductor device 305 after forming a mask 360 (e.g., a photoresist mask, hard mask, etc.) and openings 352 in the dielectric material 350 a .
  • the openings 352 can be formed by removing (e.g., etching) portions of the dielectric material 350 a through corresponding mask openings 361 defined in the mask 360 .
  • the openings 352 in the dielectric material 350 a can expose portions of the underlying conductive trace 340 a and the contact pad 343 a.
  • FIG. 3C shows the semiconductor device 305 after forming conductive members, or pillars 333 , on the conductive trace 340 a and the contact pad 343 a .
  • the pillars 333 can be formed by depositing a seed material 372 (e.g., copper) on sidewalls 362 of the mask openings 361 ( FIG. 3B ) and electroplating a conductive material 370 (e.g., copper) onto the conductive trace 340 a and the contact pad 343 a .
  • a barrier material 374 e.g., nickel
  • an interface material 375 e.g., palladium
  • the pillars 333 can be formed by other suitable deposition techniques, such as sputter deposition.
  • FIG. 3D shows the semiconductor device 305 after forming an opening 308 in the first substrate 304 a and forming a protective material 363 over the pillars 333 .
  • the opening 308 extends through the first substrate 304 a and exposes a portion of the substrate contact 307 toward the base of the opening 308 .
  • the opening 308 can be formed by first thinning the first substrate 304 a (e.g., via etching, backgrinding, etc.) and then removing substrate material (e.g., via an etch).
  • the protective material or film 363 e.g., a polymeric film
  • FIG. 3E shows the semiconductor device 305 after forming a TSV 342 , a dielectric material 350 b , a conductive trace 340 b , and a contact pad 343 b .
  • the TSV 342 can be formed by filling the opening 308 ( FIG. 3D ) in the first substrate 304 a with a conductive material 376 , such as copper or copper alloy.
  • the dielectric material 350 b can include openings 353 that expose portions of the underlying conductive trace 340 b and the contact pad 343 b .
  • the conductive trace 340 b , the contact pad 343 b , and the dielectric material 350 b can be similar in structure and function as the conductive trace 340 a , the contact pad 343 a , and the dielectric material 350 a.
  • FIG. 3F shows the semiconductor device 305 after forming a mask 365 on the dielectric material 350 b .
  • the mask 365 include mask openings 366 having a seed material (e.g., a copper seed material) formed on sidewalls 367 of the mask 365 within the mask openings 366 .
  • the mask openings 366 are configured to expose edge portions 355 of the dielectric material 350 b toward the base of the openings 353 .
  • FIG. 3G shows the semiconductor device 305 after forming conductive members, or cups 332 , within the mask openings 366 ( FIG. 3F ) of the mask 365 .
  • the cups 332 can be formed by electroplating a conductive material 378 (e.g., copper) onto the conductive trace 340 b , the contact pad 343 b , and the seed material 377 .
  • the cups 332 each include a recessed surface 331 defining a depression 337 . It is believed that the edge portions 355 of the dielectric material 350 b can be configured such that the depression 337 is formed in-situ during electroplating.
  • the edge portions 355 can influence the physical and/or chemical interactions that occur during electroplating toward the sidewalls 367 of the mask 365 . These chemical and/or physical interactions are believed to cause non-uniform metal deposition that result in the formation of the depression 337 .
  • the edge portions 355 may create discontinuities in the composition of the seed material 377 , produce localized regions of high current density in the electroplating current, and/or cause non-linear diffusion of metal ions.
  • a width W 1 of the peripheral portion in the range of about 5 ⁇ m to about 20 ⁇ m (e.g., 10 ⁇ m) can result in the formation of the depression 337 .
  • the size (e.g., the depth) of the depression 337 can be correlative with the size (e.g., the lateral width) of the edge portions 355 .
  • the depression 337 can be formed using additional or alternate techniques.
  • the an electroplating bath can include certain additives, such as organic additives (e.g., brighteners, levers, surfactants, etc.), that causes metal to deposit preferentially toward the sidewalls 367 of the mask 365 .
  • the conductive material 378 can be etched to form the depression 337 rather than employing the edge portions 355 alone or at all.
  • the depression 337 can have a different shape, size, depth, and/or profile (e.g., a rectangular profile).
  • FIG. 3H shows the semiconductor device 305 after forming a barrier material 384 (e.g., nickel), an interface material 385 (e.g., palladium), and a bond material 335 (e.g., tin/silver) at least partially within the depression 337 .
  • a barrier material 384 e.g., nickel
  • an interface material 385 e.g., palladium
  • a bond material 335 e.g., tin/silver
  • the barrier material 384 , the interface material 385 , and the bond material 335 can be electroplated in sequence onto the conductive material 378 of the cups 332 .
  • one or more of these materials can be formed by other deposition techniques.
  • the bond material 335 can be disposed in the form of a solder ball positioned on the interface material 385 within the depression 337 .
  • FIG. 3I shows the semiconductor device 305 after removing the mask 365 and the protective film 363 ( FIG. 3H ) and coupling the pillars 333 of the first substrate 304 a to corresponding cups 332 of a second substrate 304 b .
  • the cups 332 of the second substrate 304 b can be generally similar in structure and function to the cups 332 of the first substrate 304 a ( FIG. 3H ).
  • the bond material 335 has been heated (e.g., reflowed) and the pillars 333 have been inserted into the corresponding depression 337 of each of the cups 332 .
  • the volume of the bond material 335 can be selected to account for displacement of the bond material 335 due to the insertion of the pillars 333 into the cups 332 . Once the pillars 333 are inserted into position, the bond material 335 can be allowed to cool and solidify into a conductive joint 336 between each pair of the pillar and cups 332 and 333 .
  • the system 490 can include a semiconductor die assembly 400 , a power source 492 , a driver 494 , a processor 496 , and/or other subsystems or components 498 .
  • the semiconductor die assembly 400 can include features generally similar to those of the stacked semiconductor die assemblies described above, and can therefore include various features that enhance heat dissipation.
  • the resulting system 490 can perform any of a wide variety of functions, such as memory storage, data processing, and/or other suitable functions.
  • representative systems 490 can include, without limitation, hand-held devices (e.g., mobile phones, tablets, digital readers, and digital audio players), computers, and appliances.
  • Components of the system 490 may be housed in a single unit or distributed over multiple, interconnected units (e.g., through a communications network).
  • the components of the system 490 can also include remote devices and any of a wide variety of computer readable media.
  • the semiconductor dies assemblies can be configured as other memory devices or other types of stacked die assemblies.
  • certain features or components have been shown as having certain arrangements or configurations, other arrangements and configurations are possible.
  • the TSV 342 FIG. 3E in the illustrated embodiment is formed after front-end metallization (i.e., after forming the substrate contact 307 ), in other embodiments the TSV 342 can be formed before or concurrently with front-end metallization.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

Interconnect structures with improved conductive properties are disclosed herein. In one embodiment, an interconnect structure can include a first conductive member coupled to a first semiconductor die and a second conductive member coupled to second semiconductor die. The first conductive member includes a recessed surface defining a depression. The second conductive member extends at least partially into the depression of the first conductive member. A bond material within the depression can at least partially encapsulate the second conductive member and thereby bond the second conductive member to the first conductive member.

Description

TECHNICAL FIELD
The disclosed embodiments relate to interconnect structures in semiconductor die assemblies. In several embodiments, the present technology relates to an interconnect structure with improved conductive properties, including improved electrical and/or thermal properties.
BACKGROUND
Packaged semiconductor dies, including memory chips, microprocessor chips, and imager chips, typically include a semiconductor die mounted on a substrate and encased in a plastic protective covering. The die includes functional features, such as memory cells, processor circuits, and imager devices, as well as bond pads electrically connected to the functional features. The bond pads can be electrically connected to terminals outside the protective covering to allow the die to be connected to higher level circuitry. Within some packages, semiconductor dies can be stacked upon and electrically connected to one another by individual interconnects placed between adjacent dies.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a cross-sectional view of a semiconductor die assembly configured in accordance with an embodiment of the present technology.
FIG. 2 is an enlarged cross-sectional view of a semiconductor device that includes interconnect structures configured in accordance with an embodiment of the present technology.
FIGS. 3A-3I are cross-sectional views illustrating a semiconductor device at various stages in a method for making interconnect structures or other connectors in accordance with selected embodiments of the present technology.
FIG. 4 is a schematic view of a system that includes a semiconductor die assembly configured in accordance with embodiments of the present technology.
 DETAILED DESCRIPTION
Specific details of several embodiments of stacked semiconductor die assemblies with improved thermal performance and associated systems and methods are described below. The terms “semiconductor device” and “semiconductor die” generally refer to a solid-state device that includes semiconductor material, such as a logic device, memory device, or other semiconductor circuit, component, etc. Also, the terms “semiconductor device” and “semiconductor die” can refer to a finished device or to an assembly or other structure at various stages of processing before becoming a finished device. Depending upon the context in which it is used, the term “substrate” can refer to a wafer-level substrate or to a singulated, die-level substrate. A person skilled in the relevant art will recognize that suitable steps of the methods described herein can be performed at the wafer level or at the die level. Furthermore, unless the context indicates otherwise, structures disclosed herein can be formed using conventional semiconductor-manufacturing techniques. Materials can be deposited, for example, using chemical vapor deposition, physical vapor deposition, atomic layer deposition, spin coating, and/or other suitable techniques. Similarly, materials can be removed, for example, using plasma etching, wet etching, chemical-mechanical planarization, or other suitable techniques. A person skilled in the relevant art will also understand that the technology may have additional embodiments, and that the technology may be practiced without several of the details of the embodiments described below with reference to FIGS. 1-4.
As used herein, the terms “vertical,” “lateral,” “upper” and “lower” can refer to relative directions or positions of features in the semiconductor die assemblies in view of the orientation shown in the Figures. For example, “upper” or “uppermost” can refer to a feature positioned closer to the top of a page than another feature. These terms, however, should be construed broadly to include semiconductor devices having other orientations.
FIG. 1 is a cross-sectional view of a semiconductor die assembly 100 (“assembly 100”) configured in accordance with an embodiment of the present technology. The assembly 100 includes a stack of first semiconductor dies 102 a carried by a second semiconductor die 102 b (collectively “semiconductor dies 102”). The second semiconductor die 102 b, in turn, is carried by an interposer 120. The interposer 120 can include, for example, a semiconductor die, a dielectric spacer, and/or another suitable substrate having electrical connectors (not shown), such as vias, metal traces, etc.) connected between the interposer 120 and a package substrate 125. The package substrate 125 can include, for example, an interposer, a printed circuit board, another logic die, or another suitable substrate connected to package contacts 127 (e.g., bond pads) and electrical connectors 128 (e.g., solder balls) that electrically couple the assembly 100 to external circuitry (not shown). In some embodiments, the package substrate 125 and/or the interposer 120 can be configured differently. For example, in some embodiments the interposer 120 can be omitted and the second semiconductor die 102 b can be directly connected to the package substrate 125.
The assembly 100 can further include a thermally conductive casing 110 (“casing 110”). The casing 110 can include a cap portion 112 and a wall portion 113 attached to or integrally formed with the cap portion 112. The cap portion 112 can be attached to the top-most first semiconductor die 102 a by a first bond material 114 a (e.g., an adhesive). The wall portion 113 can extend vertically away from the cap portion 112 and be attached to a peripheral portion 106 of the first semiconductor die 102 a (known to those skilled in the art as a “porch” or “shelf) by a second bond material 114 b (e.g., an adhesive). In addition to providing a protective covering, the casing 110 can serve as a heat spreader to absorb and dissipate thermal energy away from the semiconductor dies 102. The casing 110 can accordingly be made from a thermally conductive material, such as nickel (Ni), copper (Cu), aluminum (Al), ceramic materials with high thermal conductivities (e.g., aluminum nitride), and/or other suitable thermally conductive materials.
In some embodiments, the first bond material 114 a and/or the second bond material 114 b can be made from what are known in the art as “thermal bond materials” or “TIMs”, which are designed to increase the thermal contact conductance at surface junctions (e.g., between a die surface and a heat spreader). TIMs can include silicone-based greases, gels, or adhesives that are doped with conductive materials (e.g., carbon nano-tubes, solder materials, diamond-like carbon (DLC), etc.), as well as phase-change materials. In other embodiments, the first bond material 114 a and/or the second bond material 114 b can include other suitable materials, such as metals (e.g., copper) and/or other suitable thermally conductive materials.
Some or all of the first and/or second semiconductor dies 102 can be at least partially encapsulated in a dielectric underfill material 116. The underfill material 116 can be deposited or otherwise formed around and/or between some or all of the dies to enhance a mechanical connection with a die and/or to provide electrical isolation between conductive features and/or structures (e.g., interconnects). The underfill material 116 can be a non-conductive epoxy paste, a capillary underfill, a non-conductive film, a molded underfill, and/or include other suitable electrically-insulative materials. In several embodiments, the underfill material 116 can be selected based on its thermal conductivity to enhance heat dissipation through the dies of the assembly 100. In some embodiments, the underfill material 116 can be used in lieu the first bond material 114 a and/or the second bond material 114 b to attach the casing 110 to the top-most first semiconductor die 102 a
The semiconductor dies 102 can each be formed from a semiconductor substrate, such as silicon, silicon-on-insulator, compound semiconductor (e.g., Gallium Nitride), or other suitable substrate. The semiconductor substrate can be cut or singulated into semiconductor dies having any of variety of integrate circuit components or functional features, such as dynamic random-access memory (DRAM), static random-access memory (SRAM), flash memory, other forms of integrated circuit devices, including memory, processing circuits, imaging components, and/or other semiconductor devices. In selected embodiments, the assembly 100 can be configured as a hybrid memory cube (HMC) in which the first semiconductor dies 102 a provide data storage (e.g., DRAM dies) and the second semiconductor die 102 b provides memory control (e.g., DRAM control) within the HMC. In some embodiments, the assembly 100 can include other semiconductor dies in addition to and/or in lieu of one or more of the semiconductor dies 102. For example, such semiconductor dies can include integrated circuit components other than data storage and/or memory control components. Further, although the assembly 100 includes nine dies stacked on the interposer 120, in other embodiments the assembly 100 can include fewer than nine dies (e.g., six dies) or more than nine dies (e.g., twelve dies, fourteen dies, sixteen dies, thirty-two dies, etc.). For example, in one embodiment, the assembly 100 can include four memory dies stacked on two logic dies. Also, in various embodiments, the semiconductor dies 102 can have different sizes. For example, in some embodiments the second die 102 b can have the same footprint as at least one of the first semiconductor dies 102 a.
As further shown in FIG. 1, the assembly 100 includes a plurality of interconnect structures 130 positioned between each of the semiconductor dies 102. At least a portion of the interconnect structures 130 can be coupled to a redistribution network 147 having conductive traces 140 or other suitable conductive structures (e.g., contact pads) formed on each of the semiconductor dies 102. The conductive traces 140 traces, in turn, can be coupled to a plurality of through-substrate interconnects (TSVs) 142. The TSVs 142 can extend through each of the semiconductor dies 102 and couple together corresponding conductive traces 140 on opposite sides of each of the dies 102. In the illustrated embodiment, the TSVs 142 are disposed toward the center of the semiconductor dies 102, and the conductive traces 140 fan outwardly from the TSVs 142 to connect to individual interconnect structures 130. In other embodiments, however, the TSVs 142, the conductive traces 140, and/or the interconnect structures 130 can be arranged differently. Further, in several embodiments the redistribution network 147 can be omitted and the interconnect structures 130 can be in direct contact with the corresponding TSVs 142.
The interconnect structures 130 can each include a first conductive member 132 and a second conductive member 133 coupled to the first conductive member 132 by a bond material 135. In one aspect of the embodiment of FIG. 1, the bond material 135 can at least partially encapsulate the second conductive member 133 within a depression 137 located in the first conductive member 132. As described in greater detail below, in several embodiments the bond material 135 can be configured to enhance the electrical and/or thermal coupling between the first and second conductive members 132 and 133.
In some embodiments, certain interconnect structures 130 can be “dummy” structures that are not electrically coupled to any of the semiconductor dies 102. For example, in the illustrated embodiment, the outermost interconnect structures 130 at each of the semiconductor dies 102 are not connected to the redistribution network 147. In several embodiments, these “dummy” interconnect structures can be positioned at various locations on the semiconductor dies 102 (e.g., toward the periphery, center, etc.) to provide additional mechanical support and/or enhance heat transfer throughout the regions between the semiconductor dies 102.
FIG. 2 is an enlarged view of a semiconductor device 205 that includes individual interconnect structures 230 configured in accordance with an embodiment of the present technology. As shown, each of the interconnect structures 230 includes a first conductive member, or cup 232, coupled to a second conductive member, or pillar 233, by a bond material 235. The cup 232 is attached to a first substrate 202 a (e.g., a semiconductor wafer or die) and can include a recessed surface 231 defining a depression 237 that contains the bond material 235. In the illustrated embodiment, the cup 232 extends (e.g., projects) beyond a surface of the first substrate 202 a. In other embodiments, however, the cup 232 can be at least partially recessed below this surface. The pillar 233 is attached to a second substrate 202 b (e.g., a semiconductor wafer or die) and extends (e.g., projects) at least partially into the depression 237 of the cup 232. In several embodiments, the cup 232 and the pillar 233 can each include copper or copper alloy materials. Further, in some embodiments, a first barrier material 274 (e.g., a nickel material) can be formed on the cup 232, and a second barrier material 284 (e.g., a nickel material) can be formed on the pillar 233.
In the illustrated embodiment, the bond material 235 forms a conductive joint 236 that at least partially encapsulates the pillar 233 within the cup 232. The bond material can include, for example, solder (e.g., metal solder) and/or other suitable conductive bonding materials (e.g., a conductive epoxy or paste). The bond material 235 can be heated (e.g., reflowed) and react with the conductive materials of the cup 232 and the pillar 233 to form intermetallics 234 (identified individually as first and second intermetallics 234 a and 234 b) that bond the bond material 235 to the cup 232 and the pillar 233. For example, when a tin/silver (SnAg) bond material reacts with a nickel-based barrier material, the reaction can form tin/nickel (SnNi) intermetallics. In some embodiments, the bond material 235 can form a third intermetallic 234 c when the bond material 235 reacts with the conductive material (e.g., copper) at a sidewall 238 of the pillar 332. For example, the reaction of tin/silver solder with copper can form a tin/copper intermetallic (SnCu).
In contrast to the interconnect structures 230, conventional metal contacts typically have flat contact surfaces that are bonded together with metal solder. For example, metal contacts can be bonded together by placing a solder ball between the metal contacts and then reflowing the solder so that it reacts with the metal at the contact surfaces of the contacts. One challenge with conventional solder joints, however, is that solder can migrate or spread during reflow. For example, the solder can be displaced when it squeezed between the metal contacts. Also, certain forces, such as surface tension, can cause the solder to wick away from a contact surface and onto other surfaces. One specific challenge occurs when the solder wicks onto and forms an intermetallic on the sidewalls of a metal contact. This intermetallic at the sidewalls can ultimately degrade the overall electrical and/or thermal conductively of the contact. For example, conventional tin/copper intermetallics can reduce the overall thermal conductivity of a copper-based contact. Further, in vertical interconnects (e.g., copper posts), the solder can consume a substantial amount of metal, which can cause the interconnect to slump and/or form voids in the sidewalls (e.g., due to Kirkendall voiding).
Interconnect structures configured in accordance with several embodiments of the present technology, can address these and other limitations of conventional interconnects and related structures. In particular, the cup 232 and the pillar 233 can be configured to prevent the formation of intermetallics outside of the depression 237. In one aspect of this embodiment, the cup 232 can contain the bond material within the depression 237 during reflow to prevent the spread or migration of the bond material 235. Also, in some embodiments, surface tension can hold the bond material 235 within the depression 237. In another aspect of this embodiment, the volume of the bond material 235 can be selected to limit the conversion of conductive materials (e.g., copper) into intermetallics. For example, the volume can be selected such that the bond material 235 is fully consumed before a substantial portion or any of the material at the sidewall 238 of the pillar 233 is converted into an intermetallic. In several embodiments the bond material 235 can be fully converted into intermetallics. In such embodiments, the first intermetallic 234 a can contact the second intermetallic 234 b and/or the third intermetallic 234 c within the depression 237.
FIGS. 3A-3I are partially schematic cross-sectional views illustrating a portion of a semiconductor device 305 at various stages in a method for making interconnect structures in accordance with selected embodiments of the present technology. Referring first to FIG. 3A, the semiconductor device 305 includes a first substrate 304 a (e.g., a silicon wafer or die) and a dielectric material 350 a (e.g., silicon oxide) formed thereon. The semiconductor device 305 further includes a conductive trace 340 a and a contact pad 343 a buried within the dielectric material 350 a. As shown, the conductive trace 340 a is coupled to a substrate contact 307 (e.g., a copper bond pad), and the contact pad 343 a is electrically isolated from the substrate contact 307 by the dielectric material 350 a. In several embodiments, the conductive trace 340 a and the contact pad 343 a can each include copper, copper alloy, and/or other suitable conductive materials.
FIG. 3B shows the semiconductor device 305 after forming a mask 360 (e.g., a photoresist mask, hard mask, etc.) and openings 352 in the dielectric material 350 a. The openings 352 can be formed by removing (e.g., etching) portions of the dielectric material 350 a through corresponding mask openings 361 defined in the mask 360. As shown in FIG. 3B, the openings 352 in the dielectric material 350 a can expose portions of the underlying conductive trace 340 a and the contact pad 343 a.
FIG. 3C shows the semiconductor device 305 after forming conductive members, or pillars 333, on the conductive trace 340 a and the contact pad 343 a. In several embodiments, the pillars 333 can be formed by depositing a seed material 372 (e.g., copper) on sidewalls 362 of the mask openings 361 (FIG. 3B) and electroplating a conductive material 370 (e.g., copper) onto the conductive trace 340 a and the contact pad 343 a. In the illustrated embodiment, a barrier material 374 (e.g., nickel) and an interface material 375 (e.g., palladium) can also be electroplated in sequence onto the conductive material 372. In other embodiments, the pillars 333 can be formed by other suitable deposition techniques, such as sputter deposition.
FIG. 3D shows the semiconductor device 305 after forming an opening 308 in the first substrate 304 a and forming a protective material 363 over the pillars 333. As shown, the opening 308 extends through the first substrate 304 a and exposes a portion of the substrate contact 307 toward the base of the opening 308. In several embodiments, the opening 308 can be formed by first thinning the first substrate 304 a (e.g., via etching, backgrinding, etc.) and then removing substrate material (e.g., via an etch). In the illustrated embodiment, the protective material or film 363 (e.g., a polymeric film) can protect the pillars 333 during manufacturing.
FIG. 3E shows the semiconductor device 305 after forming a TSV 342, a dielectric material 350 b, a conductive trace 340 b, and a contact pad 343 b. The TSV 342 can be formed by filling the opening 308 (FIG. 3D) in the first substrate 304 a with a conductive material 376, such as copper or copper alloy. The dielectric material 350 b can include openings 353 that expose portions of the underlying conductive trace 340 b and the contact pad 343 b. In several embodiments, the conductive trace 340 b, the contact pad 343 b, and the dielectric material 350 b can be similar in structure and function as the conductive trace 340 a, the contact pad 343 a, and the dielectric material 350 a.
FIG. 3F shows the semiconductor device 305 after forming a mask 365 on the dielectric material 350 b. The mask 365 include mask openings 366 having a seed material (e.g., a copper seed material) formed on sidewalls 367 of the mask 365 within the mask openings 366. In the illustrated embodiment, the mask openings 366 are configured to expose edge portions 355 of the dielectric material 350 b toward the base of the openings 353.
FIG. 3G shows the semiconductor device 305 after forming conductive members, or cups 332, within the mask openings 366 (FIG. 3F) of the mask 365. In several embodiments, the cups 332 can be formed by electroplating a conductive material 378 (e.g., copper) onto the conductive trace 340 b, the contact pad 343 b, and the seed material 377. As further shown in FIG. 3G, the cups 332 each include a recessed surface 331 defining a depression 337. It is believed that the edge portions 355 of the dielectric material 350 b can be configured such that the depression 337 is formed in-situ during electroplating. In particular, it is believed that the edge portions 355 can influence the physical and/or chemical interactions that occur during electroplating toward the sidewalls 367 of the mask 365. These chemical and/or physical interactions are believed to cause non-uniform metal deposition that result in the formation of the depression 337. For example, it is believed that the edge portions 355 may create discontinuities in the composition of the seed material 377, produce localized regions of high current density in the electroplating current, and/or cause non-linear diffusion of metal ions. Without wishing to be bound by theory, it is believed that a width W1 of the peripheral portion in the range of about 5 μm to about 20 μm (e.g., 10 μm) can result in the formation of the depression 337. Further, without wishing to be bound by theory, it is believed that the size (e.g., the depth) of the depression 337 can be correlative with the size (e.g., the lateral width) of the edge portions 355.
In other embodiments, the depression 337 can be formed using additional or alternate techniques. For example, in some embodiments the an electroplating bath can include certain additives, such as organic additives (e.g., brighteners, levers, surfactants, etc.), that causes metal to deposit preferentially toward the sidewalls 367 of the mask 365. In some embodiments, the conductive material 378 can be etched to form the depression 337 rather than employing the edge portions 355 alone or at all. Further, while having a generally curved profile in the illustrated embodiment, in other embodiments the depression 337 can have a different shape, size, depth, and/or profile (e.g., a rectangular profile).
FIG. 3H shows the semiconductor device 305 after forming a barrier material 384 (e.g., nickel), an interface material 385 (e.g., palladium), and a bond material 335 (e.g., tin/silver) at least partially within the depression 337. In several embodiments, the barrier material 384, the interface material 385, and the bond material 335 can be electroplated in sequence onto the conductive material 378 of the cups 332. In another embodiment, one or more of these materials can be formed by other deposition techniques. For example, in certain embodiments, the bond material 335 can be disposed in the form of a solder ball positioned on the interface material 385 within the depression 337.
FIG. 3I shows the semiconductor device 305 after removing the mask 365 and the protective film 363 (FIG. 3H) and coupling the pillars 333 of the first substrate 304 a to corresponding cups 332 of a second substrate 304 b. In several embodiments, the cups 332 of the second substrate 304 b can be generally similar in structure and function to the cups 332 of the first substrate 304 a (FIG. 3H). As shown, the bond material 335 has been heated (e.g., reflowed) and the pillars 333 have been inserted into the corresponding depression 337 of each of the cups 332. In some embodiments, the volume of the bond material 335 can be selected to account for displacement of the bond material 335 due to the insertion of the pillars 333 into the cups 332. Once the pillars 333 are inserted into position, the bond material 335 can be allowed to cool and solidify into a conductive joint 336 between each pair of the pillar and cups 332 and 333.
Any one of the interconnect structures and/or semiconductor die assemblies described above with reference to FIGS. 1-3I can be incorporated into any of a myriad of larger and/or more complex systems, a representative example of which is system 490 shown schematically in FIG. 4. The system 490 can include a semiconductor die assembly 400, a power source 492, a driver 494, a processor 496, and/or other subsystems or components 498. The semiconductor die assembly 400 can include features generally similar to those of the stacked semiconductor die assemblies described above, and can therefore include various features that enhance heat dissipation. The resulting system 490 can perform any of a wide variety of functions, such as memory storage, data processing, and/or other suitable functions. Accordingly, representative systems 490 can include, without limitation, hand-held devices (e.g., mobile phones, tablets, digital readers, and digital audio players), computers, and appliances. Components of the system 490 may be housed in a single unit or distributed over multiple, interconnected units (e.g., through a communications network). The components of the system 490 can also include remote devices and any of a wide variety of computer readable media.
From the foregoing, it will be appreciated that specific embodiments of the technology have been described herein for purposes of illustration, but that various modifications may be made without deviating from the disclosure. For example, although several of the embodiments of the semiconductor dies assemblies are described with respect to HMCs, in other embodiments the semiconductor die assemblies can be configured as other memory devices or other types of stacked die assemblies. In addition, while in the illustrated embodiments certain features or components have been shown as having certain arrangements or configurations, other arrangements and configurations are possible. For example, while the TSV 342 (FIG. 3E) in the illustrated embodiment is formed after front-end metallization (i.e., after forming the substrate contact 307), in other embodiments the TSV 342 can be formed before or concurrently with front-end metallization. Moreover, although advantages associated with certain embodiments of the new technology have been described in the context of those embodiments, other embodiments may also exhibit such advantages and not all embodiments need necessarily exhibit such advantages to fall within the scope of the technology. Accordingly, the disclosure and associated technology can encompass other embodiments not expressly shown or described herein.

Claims (17)

We claim:
1. A semiconductor die assembly, comprising:
a first semiconductor die including a substrate, a dielectric material, and a conductive trace between the substrate and the dielectric material, wherein the dielectric material includes an opening, and wherein a portion of the conductive trace is exposed through the opening;
a second semiconductor die; and
a plurality of interconnect structures between the first and second semiconductor dies, wherein at least one of the interconnect structures includes:
a first conductive member projecting from the conductive trace and beyond the dielectric material, wherein the first conductive member includes a recessed surface defining a depression,
a second conductive member coupled to the second semiconductor die, wherein at least a portion of the second conductive member extends into the depression of the first conductive member, and
a bond material within the depression and contacting at least a portion of the second conductive member within the depression, wherein the bond material includes at least one of tin/silver (SnAg), a tin/nickel (SnNi) intermetallic, and a tin/copper (Sn/Cu) intermetallic.
2. The semiconductor die assembly of claim 1 wherein:
the first semiconductor die is a logic die or a memory die; and
the second semiconductor die is a logic die or a memory die.
3. The semiconductor die assembly of claim 1, further comprising a thermally conductive casing at least partially enclosing the first semiconductor die and the second semiconductor die within an enclosure.
4. The semiconductor die assembly of claim 1 wherein the first conductive member projects toward the second semiconductor die.
5. A semiconductor die assembly, comprising:
a first semiconductor die including a substrate, a dielectric material, and a conductive trace between the substrate and the dielectric material, wherein the dielectric material includes an opening, and wherein a portion of the conductive trace is exposed through the opening;
a second semiconductor die; and
a plurality of interconnect structures between the first and second semiconductor dies, wherein at least one of the interconnect structures includes:
a first conductive member projecting from the conductive trace and beyond the dielectric material, wherein the first conductive member includes a recessed surface defining a depression,
a second conductive member coupled to the second semiconductor die, wherein at least a portion of the second conductive member extends into the depression of the first conductive member, and
a bond material within the depression and contacting at least a portion of the second conductive member within the depression,
wherein a portion of the plurality of interconnect structures includes dummy structures that are not electrically coupled to the first and second semiconductor dies.
6. The semiconductor die assembly of claim 5 wherein:
the first conductive member includes a copper cup; and
the second conductive member includes a copper pillar.
7. The semiconductor die assembly of claim 6 wherein the bond material includes tin/silver solder (SnAg).
8. The semiconductor die assembly of claim 5 wherein the bond material includes:
a first intermetallic at least partially within the depression; and
a second intermetallic in contact with the first intermetallic at least partially within the depression.
9. The semiconductor die assembly of claim 8 wherein the first intermetallic and the second intermetallic each include tin/nickel (SnNi).
10. The semiconductor die assembly of claim 8 wherein the first intermetallic includes tin/nickel (SnNi) the second intermetallic includes tin/copper (SnCu).
11. The semiconductor die assembly of claim 5 wherein the depression has a curved shape.
12. A semiconductor die assembly comprising:
a first semiconductor die including a substrate, a dielectric material, and a conductive trace between the substrate and the dielectric material, wherein the dielectric material includes an opening, and wherein a portion of the conductive trace is exposed through the opening;
a second semiconductor die;
a plurality of interconnect structures between the first and second semiconductor dies, wherein at least one of the interconnect structures includes:
a first conductive member projecting from the conductive trace and beyond the dielectric material, wherein the first conductive member includes a recessed surface defining a depression,
a second conductive member coupled to the second semiconductor die, wherein at least a portion of the second conductive member extends into the depression of the first conductive member, and
a bond material within the depression and contacting at least a portion of the second conductive member within the depression; and
a redistribution network on the first semiconductor die, wherein
the first semiconductor die includes a plurality of through-substrate interconnects (TSVs) electrically coupled to the redistribution network,
a first portion of the plurality of interconnect structures is electrically coupled to individual TSVs of the plurality of TSVs via the redistribution network, and
a second portion of the plurality of interconnect structures is electrically isolated from the redistribution network.
13. A semiconductor die assembly, comprising:
a first semiconductor die including a substrate, a dielectric material, and a conductive trace between the substrate and the dielectric material, wherein the dielectric material includes an opening, and wherein a portion of the conductive trace is exposed through the opening;
a second semiconductor die;
a plurality of interconnect structures between the first and second semiconductor dies, wherein at least one of the interconnect structures includes:
a first conductive member projecting from the conductive trace and beyond the dielectric material, wherein the first conductive member includes a recessed surface defining a depression,
a second conductive member coupled to the second semiconductor die, wherein at least a portion of the second conductive member extends into the depression of the first conductive member, and
a bond material within the depression and contacting at least a portion of the second conductive member within the depression,
wherein
the at least one of the interconnect structures further includes a barrier material over the recessed surface,
the bond material includes a first intermetallic portion reacted with the barrier material and a second intermetallic portion reacted with a material of the second conductive member and
the first intermetallic portion contacts the second intermetallic portion.
14. The semiconductor die assembly of claim 13 wherein:
the barrier material is a first barrier material; and
the at least one of the interconnect structures further includes a second barrier material over a portion of the second conductive member within the depression.
15. The semiconductor die assembly of claim 13 wherein:
the dielectric material includes an edge portion adjacent the opening; and
the first conductive member includes a peripheral portion that extends over the edge portion of the dielectric material.
16. The semiconductor die assembly of claim 15 wherein the peripheral portion has a width between about 5 μm to about 20 μm.
17. The semiconductor die assembly of claim 16 wherein the depression is adjacent the peripheral portion, and wherein the depression has a curved shape.
US14/281,449 2014-05-19 2014-05-19 Interconnect structure with improved conductive properties and associated systems and methods Active US9412675B2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US14/281,449 US9412675B2 (en) 2014-05-19 2014-05-19 Interconnect structure with improved conductive properties and associated systems and methods
US15/229,618 US9837383B2 (en) 2014-05-19 2016-08-05 Interconnect structure with improved conductive properties and associated systems and methods
US15/788,094 US20180040592A1 (en) 2014-05-19 2017-10-19 Interconnect structure with improved conductive properties and associated systems and methods

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US14/281,449 US9412675B2 (en) 2014-05-19 2014-05-19 Interconnect structure with improved conductive properties and associated systems and methods

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US15/229,618 Division US9837383B2 (en) 2014-05-19 2016-08-05 Interconnect structure with improved conductive properties and associated systems and methods

Publications (2)

Publication Number Publication Date
US20150333026A1 US20150333026A1 (en) 2015-11-19
US9412675B2 true US9412675B2 (en) 2016-08-09

Family

ID=54539150

Family Applications (3)

Application Number Title Priority Date Filing Date
US14/281,449 Active US9412675B2 (en) 2014-05-19 2014-05-19 Interconnect structure with improved conductive properties and associated systems and methods
US15/229,618 Active US9837383B2 (en) 2014-05-19 2016-08-05 Interconnect structure with improved conductive properties and associated systems and methods
US15/788,094 Abandoned US20180040592A1 (en) 2014-05-19 2017-10-19 Interconnect structure with improved conductive properties and associated systems and methods

Family Applications After (2)

Application Number Title Priority Date Filing Date
US15/229,618 Active US9837383B2 (en) 2014-05-19 2016-08-05 Interconnect structure with improved conductive properties and associated systems and methods
US15/788,094 Abandoned US20180040592A1 (en) 2014-05-19 2017-10-19 Interconnect structure with improved conductive properties and associated systems and methods

Country Status (1)

Country Link
US (3) US9412675B2 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20190013272A1 (en) * 2017-07-05 2019-01-10 Samsung Electronics Co., Ltd. Semiconductor package
US20190371763A1 (en) * 2018-05-29 2019-12-05 Rahul Agarwal Die stacking for multi-tier 3d integration
US20210082854A1 (en) * 2019-09-18 2021-03-18 Kioxia Corporation Semiconductor device and method for manufacturing semiconductor device
US11721604B2 (en) 2020-05-04 2023-08-08 Samsung Electronics Co., Ltd. Semiconductor package

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9412675B2 (en) * 2014-05-19 2016-08-09 Micron Technology, Inc. Interconnect structure with improved conductive properties and associated systems and methods
US9691726B2 (en) * 2014-07-08 2017-06-27 Taiwan Semiconductor Manufacturing Company, Ltd. Methods for forming fan-out package structure
KR20160119942A (en) * 2015-04-06 2016-10-17 에스케이하이닉스 주식회사 Semiconductor package with socket plug interconnection
US9768149B2 (en) * 2015-05-19 2017-09-19 Micron Technology, Inc. Semiconductor device assembly with heat transfer structure formed from semiconductor material
US9754909B2 (en) * 2015-05-26 2017-09-05 Monolithic Power Systems, Inc. Copper structures with intermetallic coating for integrated circuit chips
WO2017039275A1 (en) * 2015-08-31 2017-03-09 한양대학교 산학협력단 Semiconductor package structure and method for manufacturing same
US10068875B2 (en) * 2015-10-22 2018-09-04 Micron Technology, Inc. Apparatuses and methods for heat transfer from packaged semiconductor die
US20170323863A1 (en) * 2016-05-09 2017-11-09 Amkor Technology, Inc. Semiconductor device and manufacturing method thereof
US9918407B2 (en) * 2016-08-02 2018-03-13 Qualcomm Incorporated Multi-layer heat dissipating device comprising heat storage capabilities, for an electronic device
US9865570B1 (en) * 2017-02-14 2018-01-09 Globalfoundries Inc. Integrated circuit package with thermally conductive pillar
WO2019012854A1 (en) * 2017-07-13 2019-01-17 富士電機株式会社 Semiconductor device
TWI616999B (en) * 2017-07-20 2018-03-01 華騰國際科技股份有限公司 Stacked integrated circuit chip memory manufacturing method
US10580710B2 (en) 2017-08-31 2020-03-03 Micron Technology, Inc. Semiconductor device with a protection mechanism and associated systems, devices, and methods
US10461014B2 (en) * 2017-08-31 2019-10-29 Taiwan Semiconductor Manufacturing Company, Ltd. Heat spreading device and method
US10483221B2 (en) * 2017-10-30 2019-11-19 Micron Technology, Inc. 3DI solder cup
US10529693B2 (en) * 2017-11-29 2020-01-07 Advanced Micro Devices, Inc. 3D stacked dies with disparate interconnect footprints
US10475771B2 (en) 2018-01-24 2019-11-12 Micron Technology, Inc. Semiconductor device with an electrically-coupled protection mechanism and associated systems, devices, and methods
US10381329B1 (en) 2018-01-24 2019-08-13 Micron Technology, Inc. Semiconductor device with a layered protection mechanism and associated systems, devices, and methods
GB2575038B (en) * 2018-06-25 2023-04-19 Lumentum Tech Uk Limited A Semiconductor Separation Device
US10937755B2 (en) 2018-06-29 2021-03-02 Advanced Micro Devices, Inc. Bond pads for low temperature hybrid bonding
KR102532205B1 (en) 2018-07-09 2023-05-12 삼성전자 주식회사 Semiconductor chip and Semiconductor Package comprising the semiconductor chip
US10892250B2 (en) * 2018-12-21 2021-01-12 Powertech Technology Inc. Stacked package structure with encapsulation and redistribution layer and fabricating method thereof
US20210242154A1 (en) * 2020-02-04 2021-08-05 Micron Technology, Inc. Interconnect structures and associated systems and methods
US20220208712A1 (en) * 2020-12-28 2022-06-30 Advanced Micro Devices, Inc. Multi-level bridge interconnects
KR20220151442A (en) * 2021-05-06 2022-11-15 삼성전자주식회사 Semiconductor package
US12261102B2 (en) * 2021-08-30 2025-03-25 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor package and method of forming the same

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7354798B2 (en) * 2002-12-20 2008-04-08 International Business Machines Corporation Three-dimensional device fabrication method
US20130052775A1 (en) * 2011-08-23 2013-02-28 Samsung Electronics Co., Ltd. Semiconductor packages and methods of forming the same
US8710670B2 (en) * 2011-12-14 2014-04-29 Stats Chippac Ltd. Integrated circuit packaging system with coupling features and method of manufacture thereof
US20140203397A1 (en) * 2013-01-23 2014-07-24 Taiwan Semiconductor Manufacturing Company, Ltd. Methods and Apparatus for Inductors and Transformers in Packages

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW442873B (en) * 1999-01-14 2001-06-23 United Microelectronics Corp Three-dimension stack-type chip structure and its manufacturing method
TWI351751B (en) * 2007-06-22 2011-11-01 Ind Tech Res Inst Self-aligned wafer or chip structure, self-aligned
US8993431B2 (en) * 2010-05-12 2015-03-31 Taiwan Semiconductor Manufacturing Company, Ltd. Method of fabricating bump structure
US8241963B2 (en) * 2010-07-13 2012-08-14 Taiwan Semiconductor Manufacturing Company, Ltd. Recessed pillar structure
US20140308540A1 (en) * 2013-04-12 2014-10-16 Tyco Electronics Corporation Plated contact and process of manufacturing plated contact
US9412675B2 (en) * 2014-05-19 2016-08-09 Micron Technology, Inc. Interconnect structure with improved conductive properties and associated systems and methods

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7354798B2 (en) * 2002-12-20 2008-04-08 International Business Machines Corporation Three-dimensional device fabrication method
US20130052775A1 (en) * 2011-08-23 2013-02-28 Samsung Electronics Co., Ltd. Semiconductor packages and methods of forming the same
US8710670B2 (en) * 2011-12-14 2014-04-29 Stats Chippac Ltd. Integrated circuit packaging system with coupling features and method of manufacture thereof
US20140203397A1 (en) * 2013-01-23 2014-07-24 Taiwan Semiconductor Manufacturing Company, Ltd. Methods and Apparatus for Inductors and Transformers in Packages

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20190013272A1 (en) * 2017-07-05 2019-01-10 Samsung Electronics Co., Ltd. Semiconductor package
KR20190004998A (en) * 2017-07-05 2019-01-15 삼성전자주식회사 Semiconductor package
US10431547B2 (en) * 2017-07-05 2019-10-01 Samsung Electronics Co., Ltd. Semiconductor package
US11462479B2 (en) 2017-07-05 2022-10-04 Samsung Electronics Co., Ltd. Semiconductor package
US20190371763A1 (en) * 2018-05-29 2019-12-05 Rahul Agarwal Die stacking for multi-tier 3d integration
US10727204B2 (en) * 2018-05-29 2020-07-28 Advances Micro Devices, Inc. Die stacking for multi-tier 3D integration
US20210082854A1 (en) * 2019-09-18 2021-03-18 Kioxia Corporation Semiconductor device and method for manufacturing semiconductor device
US11721604B2 (en) 2020-05-04 2023-08-08 Samsung Electronics Co., Ltd. Semiconductor package

Also Published As

Publication number Publication date
US20160343689A1 (en) 2016-11-24
US20180040592A1 (en) 2018-02-08
US9837383B2 (en) 2017-12-05
US20150333026A1 (en) 2015-11-19

Similar Documents

Publication Publication Date Title
US9837383B2 (en) Interconnect structure with improved conductive properties and associated systems and methods
US11626388B2 (en) Interconnect structure with redundant electrical connectors and associated systems and methods
US20210225805A1 (en) Semiconductor device assemblies with molded support substrates
US10153178B2 (en) Semiconductor die assemblies with heat sink and associated systems and methods
JP6122863B2 (en) Stacked semiconductor die assemblies with multiple thermal paths, and related systems and methods
JP6550140B2 (en) Semiconductor device assembly with underfill receiving cavity
CN109427702A (en) Radiating element and method
TW201104797A (en) Semiconductor device and method of mounting die with TSV in cavity of substrate for electrical interconnect of Fi-PoP
JP5808345B2 (en) Micromachined pillar fins for thermal management
CN104867909B (en) Embedded die redistribution layer for active devices
CN220873554U (en) Semiconductor package

Legal Events

Date Code Title Description
AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GANDHI, JASPREET S.;HUANG, WAYNE H.;DERDERIAN, JAMES M.;SIGNING DATES FROM 20140513 TO 20140514;REEL/FRAME:032925/0674

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

AS Assignment

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA

Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001

Effective date: 20160426

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN

Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001

Effective date: 20160426

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT, MARYLAND

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001

Effective date: 20160426

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001

Effective date: 20160426

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001

Effective date: 20160426

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001

Effective date: 20160426

AS Assignment

Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, ILLINOIS

Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001

Effective date: 20180703

Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, IL

Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001

Effective date: 20180703

AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT;REEL/FRAME:047243/0001

Effective date: 20180629

AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:050937/0001

Effective date: 20190731

AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001

Effective date: 20190731

Owner name: MICRON SEMICONDUCTOR PRODUCTS, INC., IDAHO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001

Effective date: 20190731

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8