US8654643B2 - Wide field indexing for packet tracking - Google Patents
Wide field indexing for packet tracking Download PDFInfo
- Publication number
- US8654643B2 US8654643B2 US13/192,038 US201113192038A US8654643B2 US 8654643 B2 US8654643 B2 US 8654643B2 US 201113192038 A US201113192038 A US 201113192038A US 8654643 B2 US8654643 B2 US 8654643B2
- Authority
- US
- United States
- Prior art keywords
- flow identifier
- records
- received packet
- record
- retrieved
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L43/00—Arrangements for monitoring or testing data switching networks
- H04L43/02—Capturing of monitoring data
- H04L43/026—Capturing of monitoring data using flow identification
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L43/00—Arrangements for monitoring or testing data switching networks
- H04L43/12—Network monitoring probes
Definitions
- This disclosure relates to generating connections for testing a network or network device.
- each message to be sent is divided into portions of fixed or variable length.
- Each portion may be referred to as a packet, a frame, a cell, a datagram, a data unit, or other unit of information, all of which are referred to herein as packets.
- Each packet contains a portion of an original message, commonly called the payload of the packet.
- the payload of a packet may contain data, or may contain voice or video information.
- the payload of a packet may also contain network management and control information.
- each packet contains identification and routing information, commonly called a packet header.
- the packets are sent individually over the network through multiple switches or nodes.
- the packets are reassembled into the message at a final destination using the information contained in the packet headers, before the message is delivered to a target device or end user. At the receiving end, the reassembled message is passed to the end user in a format compatible with the user's equipment.
- Packet switched networks that transmit messages as packets are called packet switched networks.
- Packet switched networks commonly contain a mesh of transmission paths which intersect at hubs or nodes. At least some of the nodes may include a switching device or router that receives packets arriving at the node and retransmits the packets along appropriate outgoing paths. Packet switched networks are governed by a layered structure of industry-standard protocols.
- Layer 1 protocols define the physical (electrical, optical, or wireless) interface between nodes of the network.
- Layer 1 protocols include various Ethernet physical configurations, the Synchronous Optical Network (SONET) and other optical connection protocols, and various wireless protocols such as Wi-Fi.
- SONET Synchronous Optical Network
- Layer 2 protocols govern how data is logically transferred between nodes of the network.
- Layer 2 protocols include the Ethernet, Asynchronous Transfer Mode (ATM), Frame Relay, and Point to Point Protocol (PPP).
- ATM Asynchronous Transfer Mode
- PPP Point to Point Protocol
- Layer 3 protocols govern how packets are routed from a source to a destination along paths connecting multiple nodes of the network.
- the dominant layer 3 protocols are the well-known Internet Protocol version 4 (IPv4) and version 6 (IPv6).
- IPv4 Internet Protocol version 4
- IPv6 version 6
- a packet switched network may need to route IP packets using a mixture of the Ethernet, ATM, FR, and/or PPP layer 2 protocols.
- At least some of the nodes of the network may include a router that extracts a destination address from a network layer header contained within each packet. The router then used the destination address to determine the route or path along which the packet should be retransmitted.
- a typical packet may pass through a plurality of routers, each of which repeats the actions of extracting the destination address and determining the route or path along which the packet should be retransmitted.
- test traffic comprising a large number of packets may be generated, transmitted into the network at one or more ports, and received at different ports.
- the term “port” refers to a communications connection between the network and the equipment used to test the network.
- the term “port unit” refers to a module within the network test equipment that connects to the network at a port.
- the received test traffic may be analyzed to measure the performance of the network.
- Each port unit connected to the network may be a source of test traffic, a destination for test traffic, or both a source of and a destination for test traffic.
- Each port unit may emulate a plurality of logical source or destination addresses.
- the number of port units and the communications paths that connect the port units to the network are typically fixed for the duration of a test session.
- the internal structure of the network may change during a test session, for example due to failure of a communications path or hardware device.
- the test traffic for each traffic item may be organized into packet groups, where a “packet group” is any plurality of packets for which network traffic statistics are accumulated.
- the packets in a given packet group may be distinguished by a packet group identifier (PGID) contained in each packet.
- PGID may be, for example, a dedicated identifier field or combination of two or more fields within each packet.
- test traffic for each traffic item may be organized into flows, where a “flow” is any plurality of packets for which network traffic statistics are reported.
- Each flow may consist of a single packet group or a small plurality of packet groups.
- Each packet group may typically belong to a single flow.
- logic circuit means a collection of hardware, which may be augmented by firmware and/or software, which performs a described function or set of functions.
- logic circuit encompasses combinatorial logic and sequential logic such as, for example, state machines. All or portions of a “logic circuit” may be implemented by a micro-controller or other processor.
- Logic circuits may typically be designed using a hardware description language (HDL) that defines the logic circuits primarily in functional terms.
- the HDL design may be verified using an HDL simulation tool.
- the verified HDL design may then be converted into a gate netlist or other physical description of the logic circuits in a process commonly termed “synthesis”.
- the synthesis may be performed automatically using a synthesis tool.
- the gate netlist or other physical description may be converted into process instructions and masks for fabricating the engine within an application specific integrated circuit (ASIC).
- ASIC application specific integrated circuit
- a gate netlist or other physical description of logic circuits may be further converted into configuration data for implementing the logic circuits in a field programmable gate array (FPGA), a programmable logic device (PLD), or a programmable logic arrays (PLA), or other programmable semiconductor device, all of which will be referred to herein as “programmable circuit devices”.
- Configuration data for programming a programmable circuit device may be stored in a memory or a machine readable storage medium and used to configure a programmable circuit device upon power-up of a test system.
- machine readable storage medium means a non-volatile medium for storing digital data.
- machine readable storage media examples include optical discs such as CD-ROM, CD-RW, and DVD discs; magnetic medium such as hard and flexible magnetic discs and magnetic tape; and nonvolatile semiconductor devices such as read-only and flash memories.
- machine readable storage medium is not intended to encompass transitory media such as signals and waveforms that may convey digital data.
- a hardware “unit” also means a collection of hardware, which may be augmented by firmware and/or software, which may be on a larger scale or have a more focused function than a “logic circuit”.
- logic circuit and “unit” do not imply any physical separation or demarcation. All or portions of one or more logic circuits and/or units may be collocated on a common card, such as a network card or within a common programmable device, ASIC, or other circuit device.
- FIG. 1 is a block diagram of a network environment.
- FIG. 2 is a block diagram of a port unit.
- FIG. 3 is a graphical representation of accessing a flow statistics memory.
- FIG. 5 is a flow chart of a process for receiving packets.
- arrow-terminated lines may indicate data paths rather than signals.
- Each data path may be multiple bits in width.
- each data path may consist of 4, 8, 16, 64, 256, or more parallel connections.
- FIG. 1 shows a block diagram of a network testing environment.
- the network testing environment may include a network traffic analyzer 100 , a network traffic simulator 104 , and a network 190 including one or more network devices 192 .
- the network traffic simulator 104 may generate test traffic that is received by the network traffic analyzer 100 via the network 190 and/or network devices 192 under test.
- the network traffic analyzer 100 and the network traffic simulator 104 may be separate physical units, as shown, or may be combined in a single unit the both generates and receives test traffic.
- the network traffic analyzer 100 may be a network testing device, performance analyzer, conformance validation system, network analyzer, or network management system.
- the network traffic analyzer 100 may be a portion of the network 190 or a device within the network 190 performing self-testing.
- the network traffic analyzer 100 may include one or more network cards 112 enclosed within a chassis 102 .
- the chassis 102 may be a fixed or portable chassis, cabinet, or enclosure suitable to contain the network test equipment.
- the network traffic analyzer 100 may be an integrated unit, as shown in FIG. 1 . Alternatively, the network traffic analyzer 100 may comprise a number of separate units cooperative to provide traffic generation and/or analysis.
- the network traffic simulator 104 may be a network testing device, performance analyzer, conformance validation system, network analyzer, or network management system.
- the network traffic simulator 104 may be a portion of the network 190 or a device within the network 190 performing self-testing.
- the network traffic simulator 104 may include one or more network cards 116 enclosed within a chassis 106 .
- the chassis 106 may be a fixed or portable chassis, cabinet, or enclosure suitable to contain the network test equipment.
- the network traffic simulator 104 may be an integrated unit, as shown in FIG. 1 . Alternatively, the network traffic simulator 104 may comprise a number of separate units cooperative to provide traffic generation and/or analysis.
- the network cards 112 / 116 may be permanently installed in the network traffic analyzer 100 and network traffic simulator 104 or may be removable.
- the network cards 112 / 116 may include one or more field programmable gate arrays (FPGAs), application specific integrated circuits (ASICs), programmable logic devices (PLDs), programmable logic arrays (PLAs), processors, and other kinds of programmable circuit devices.
- the network cards 112 / 116 may include software and/or firmware.
- the term network card encompasses line cards, test cards, analysis cards, network line cards, load modules, interface cards, network interface cards, data interface cards, packet engine cards, service cards, smart cards, switch cards, relay access cards, and the like.
- the term network card also encompasses modules, units, and assemblies that may include multiple printed circuit boards.
- Each network card 112 / 116 may contain one or more port unit 110 / 114 .
- Each port unit 110 / 114 may connect to the network 190 through one or more ports. Each port unit 110 / 114 may be connected to the network 190 through a communication medium 195 , which may be a wire, an optical fiber, a wireless link, or other communication medium. Each network card 112 / 116 may support a single communications protocol, may support a number of related protocols, or may support a number of unrelated protocols.
- the network devices 192 may be any devices capable of communicating over the network 190 .
- the network devices 192 may be computing devices such as workstations, personal computers, servers, portable computers, personal digital assistants (PDAs), computing tablets, cellular/mobile telephones, e-mail appliances, and the like; peripheral devices such as printers, scanners, facsimile machines and the like; network capable storage devices including disk drives such as network attached storage (NAS) and storage area network (SAN) devices; networking devices such as routers, relays, hubs, switches, bridges, server load balancers (SLBs), and multiplexers.
- the network devices 192 may include appliances, alarm systems, and any other device or system capable of communicating over a network.
- the network 190 may be a Local Area Network (LAN), a Wide Area Network (WAN), a Storage Area Network (SAN), wired, wireless, or a combination of these, and may include or be the Internet. Communications on the network 190 may take various forms, including frames, cells, datagrams, packets or other units of information, all of which are referred to herein as packets.
- the network traffic analyzer 100 and the network devices 192 may communicate simultaneously with one another, and there may be plural logical communications paths between the network traffic analyzer 100 and a given network device 192 .
- the network itself may be comprised of numerous nodes providing numerous physical and logical paths for data to travel.
- an exemplary port unit 210 may include a port central processing unit (CPU) 220 , a traffic receiver 240 coupled to a traffic statistics memory 255 , and a network interface unit 230 which couples the port unit 210 to a network 290 .
- the port unit 210 may be all or part of a network card for use in a traffic analyzer, such as the network cards 112 in the network traffic analyzer 100 .
- a port unit may also contain a traffic generator, not shown in FIG. 2 .
- the port CPU 220 may include one or more processors, a memory coupled to the processors, and various specialized units, circuits, software and interfaces for providing the functionality and features described here.
- the processes, functionality and features may be embodied in whole or in part in software which operates on the processor and may be in the form of firmware, an application program, an applet (e.g., a Java applet), a browser plug-in, a COM object, a dynamic linked library (DLL), a script, one or more subroutines, or an operating system component or service.
- the hardware and software and their functions may be distributed such that some functions are performed by the processor and others by other devices.
- the port CPU 220 may communicate with a test administrator 205 .
- the test administrator 205 may be a computing device contained within, or external to, the network traffic analyzer 100 .
- the test administrator 205 may provide the port CPU 220 with instructions and data required for the port unit to participate in testing the network 290 .
- the instructions and data received from the test administrator 205 may include, for example, definitions of traffic statistics that may be accumulated and reported by the port unit 210 .
- the network interface unit 230 may receive electrical, optical, or wireless signals from the network 290 over the link 295 and may convert the received signals into incoming test traffic 235 in a format usable to the traffic receiver 240 .
- the traffic receiver 240 may receive the incoming test traffic 235 from the network interface unit 230 .
- the traffic receiver 240 may include logic circuits to determine if each received packet is a member of a specific flow, and to accumulate traffic statistics for each flow in accordance with test instructions 222 provided by the port CPU 220 .
- the statistics memory 250 may store n records such as the record 260 , where n is a positive integer.
- the number of records n may be a large binary number such as 65,536 (2 16 ) or 262,144 (2 18 ).
- the number of records n is not limited to a binary number.
- Each of the n records may contain the traffic statistics for a corresponding flow.
- Each of the n records may contain traffic statistics including quantitative information such as a number of packets received and a number of packets received out-of-order, temporal information such as maximum and minimum latency times, and other information.
- the traffic receiver 240 may also include logic circuits to capture and store selected packets in accordance with capture criteria included in the test instructions 222 .
- the traffic receiver 240 may provide traffic statistics 242 and/or captured packets 244 to the port CPU 220 , in accordance with the test instructions 222 , for additional analysis during, or subsequent to, the test session.
- the port unit 210 may accumulate traffic statistics for a plurality of flows. For example, each flow may be identified by a packet group identification number (PGID) embedded within a payload portion of each received packet, as described in U.S. Pat. No. 6,717,917, entitled “METHOD OF DETERMINING REAL-TIME DATA LATENCY AND APPARATUS THEREFOR”.
- PGID packet group identification number
- the incoming test traffic 235 may not contain PGIDs within each packet.
- a traffic analyzer may be used to analyze actual network traffic rather than test traffic generated by a traffic simulator, or a traffic analyzer may be used to analyze test traffic generated by a traffic simulator that does not have the capability of embedding PGIDs in each packet.
- packet flows may be identified by data extracted from other fields in the received packets.
- FIG. 3 shows a graphical representation of determining a flow identifier for a received packet and accessing the corresponding traffic statistics in a statistics memory.
- Each of the 2 w records may be accessed using a corresponding w-bit address pointer.
- a received packet 305 may have a header portion divided into a plurality of fields including some or all of source and destination media access (MAC) addresses, source and destination internet protocol (IP) addresses, source and destination transmission control protocol (TCP) port numbers, a sequence number, a quality of service (QOS) field, and one or more checksums.
- the received packet 305 may also include a payload portion.
- data from one or more fields may be extracted and combined to generate a flow identifier that associates the received packet 305 with a particular flow and with a corresponding record in the statistics memory 350 .
- two fields 310 , 315 may be extracted from the received packet.
- the extracted fields may typically be header fields such as MAC or IP addresses, TCP port numbers, QOS, or other fields. More than two fields may be extracted and combined to form a flow identifier.
- Masks 320 , 325 may be applied to the extracted fields 310 , 315 , respectively.
- the shaded portions of the masks 320 , 325 may represent bits set to “0” and the unshaded portions may represent bits set to “1”.
- the extracted fields 310 , 315 and the respective masks 320 , 325 may be combined by an AND function to produce masked data fields 330 , 335 .
- the masked bits may set to zero, and the unmasked bits (shown with single hatching) may be equal to the corresponding bits of the extracted fields 310 , 315 .
- the k unmasked bits of the flow identifier 340 may be mapped to a w-bit address pointer value using a hash function.
- a hash function is any algorithm or mathematical function that converts a larger amount of data into a smaller amount of data, typically a single integer.
- the value returned by a hash function is called hash value.
- an order-w CRC (cyclic redundancy check) polynomial may be used to generate a w bit hash value 345 for use as the address pointer to access the statistics memory 350 .
- a CRC polynomial has the desirable property that the mapping from the flow identifier 340 to the hash value 345 is unique when k ⁇ w. This may not necessarily be true of other hash functions.
- each record in the statistics memory 350 may include a field containing the flow identifier of the corresponding flow.
- the packet 305 does not belong to the flow corresponding to the traffic statistics stored in the retrieved record, but rather belongs to a different flow that maps to the same hash value. This situation may be referred to as a “collision”, since a second flow has “collided” with the flow whose traffic statistics were already stored in the statistics memory 350 .
- the traffic statistics contained in the retrieved record 360 may not be updated, and the packet 305 may be discarded.
- a packet receiver may maintain a count 380 indicating the number of collisions that have occurred. This count may be incremented each time a collision occurs.
- a count of collisions may be maintained for each record. In this case, a field (not shown) within the retrieved record 360 may be incremented when a collision occurs, and the updated record may then be stored back in the statistics memory 350 .
- a traffic receiver that uses a hash function to map a flow identifier to an address pointer for accessing a traffic statistic memory may not be able to accumulate traffic statistics for all flows due to collisions.
- the hash function 342 randomly maps a flow identifier 340 to a hash value 345 .
- the traffic receiver may be able to accumulate traffic statistics on only about 63% of the actual flows.
- FIG. 4 shows a graphical representation of determining a flow identifier for a received packet and accessing the corresponding traffic statistics in a statistics memory.
- fields 410 , 415 may be extracted from a received packet 405 .
- Masks 420 , 425 may be applied to the extracted fields 410 , 415 , and the resultant masked fields 430 , 435 may be combined to form a flow identifier 440 .
- a hash function such as a w ⁇ 1 order CRC polynomial, may be applied to the flow identifier 440 to produce a w ⁇ 1 bit hash value 445 .
- a traffic receiver such as the traffic receiver 240
- dedicated logic circuits or a combination of software and hardware may generate the flow identifier 440 and the hash value 445 .
- the hash value 445 may then be used to retrieve a row containing records 462 and 464 from the statistics memory 450 . Since two records are retrieved simultaneously, the width in bits of the data path from the statistics memory must be twice as wide as the data path required to read a single-column statistics memory (as shown in FIG. 3 ).
- Each retrieved record 462 , 464 may include respective fields 463 , 465 containing a flow identifier value corresponding to the traffic statistics respectively stored in the retrieved records.
- Respective comparators 470 , 475 may then compare the generated flow identifier 440 and the retrieved flow identifier fields 463 , 465 . If the generated flow identifier 440 matches the retrieved flow identifier 463 , the packet 405 belongs to the flow corresponding to the traffic statistics stored in the retrieved record 462 . In this case, the retrieved record 462 may be updated to reflect the receipt of the packet 405 . If the generated flow identifier 440 matches retrieved flow identifier 465 , the packet 405 belongs to the flow corresponding to the traffic statistics stored in the retrieved record 464 . In this case, the retrieved record 464 may be updated to reflect the receipt of the packet 405 . The updated versions of records 462 , 464 may be stored back in the statistics memory 450 .
- the packet 405 does not belong to the flow corresponding to the traffic statistics stored in either retrieved record, but may belong to a different flow that maps to the same hash value. This situation may be referred to as a “collision”, since a third flow has “collided” with the two flows whose traffic statistics were already stored in the statistics memory 450 .
- a counter 480 indicating a total number of collisions that have occurred, may be incremented.
- a process 500 for accumulating traffic statistics may begin at 505 when instructions to start accumulating traffic statistics are received at a port unit such as the port unit 210 .
- the process 500 may be cyclic in nature, and the actions from 515 to 585 may be performed repeatedly to accumulate traffics statistics for a large number of received packets. Multiple instances of the process 500 may be performed concurrently at a plurality of port units to accumulate traffic statistics for a network or network device under test.
- the process 500 is shown in FIG. 5 as a flow chart with sequential actions. However all or portions of the process 500 may be performed in parallel by logic circuits within a traffic receiver. In particular, the actions from 535 to 585 may be performed nearly simultaneously during a single hardware memory cycle. A traffic receiver may perform the actions from 515 to 585 , at least in part, as a pipeline such that multiple instances of the process occur simultaneously.
- a statistics memory such as the statistics memory 250 of FIG. 2
- the statistics memory may be cleared at the conclusion of a previous test session or at some other time in anticipation that a start instruction will be received at 505 .
- a statistics memory may be considered to be cleared or empty when a traffic receiver coupled to the statistics memory can determine whether or not a record contains currently valid statistics data. For example, a “number of received packets” field within each record may be set to zero to empty a statistics memory.
- a packet may be received at 515 .
- one or more predetermined fields may be extracted from the received packet 518 .
- the extracted fields may contain information useful to characterize and report flow statistics information.
- the extracted fields may include, for example, one or more of source and destination MAC addresses, source and destination IP addresses, source and destination TCP port numbers, a protocol identifier, a quality of service value, flags, and other fields.
- the c records retrieved at 535 may be processed to determine if any one of the retrieved records should be updated based on the received packet 518 .
- a determination may be made whether or not the flow identifier 528 matches the content of a “flow identifier” field within the first record.
- the first record may be updated at 550 . Updating the first record at 550 may include incrementing a “number of received packets” field within the first record to reflect receipt of the received packet 518 . Other fields within the first record may be updated based on the packet received at 515 .
- a latency time of the received packet 518 may be written into a “minimum latency” field or a “maximum latency” field within the first record if appropriate.
- the updated first record may be stored back into the statistics memory at 585 , and the process 500 may return to 515 to await the receipt of another packet.
- the actions at 540 may be performed for each of the c records retrieved at 535 . As shown in FIG. 5 , the actions at 540 may be performed in parallel for each retrieved record, for example using dedicated hardware. Although not shown, the actions at 540 may be performed sequentially for each of the n retrieved records.
- the c records retrieved at 535 may be processed at 560 to determine if one of the retrieved records should be initialized based on the received packet 518 .
- a determination may be made at 565 whether or not the first retrieved record is empty. For example, a determination may be made if a “number of received packets” field within the first record is set to zero.
- the first record may be initialized based on the received packet 518 at 570 . Initializing the first record at 570 may include setting the value of a number of received packets field within the first record to one.
- Initializing the first record at 570 may also include copying the flow identifier 528 to a “flow identifier” field within the first record.
- Other fields within the first record may be updated based on the received packet 518 . For example, a latency time of the received packet 518 may be written into both a “minimum latency” field and a “maximum latency” field within the first record.
- the initialized first record may be stored back into the statistics memory at 585 , and the process 500 may return to 515 to await the receipt of another packet.
- the actions at 560 may be performed for each of the c records retrieved at 535 . As shown in FIG. 5 , the actions at 560 may be performed in parallel for all retrieved record, for example using dedicated hardware. Although not shown, the actions at 560 may be performed sequentially for each of the retrieved records. When two or more retrieved records are empty, priority logic (not shown) may be used to determine which of the empty records is initialized.
- a collision counter may be incremented at 580 and the process 500 may return to 515 to await the receipt of another packet.
- “plurality” means two or more. As used herein, a “set” of items may include one or more of such items.
- the terms “comprising”, “including”, “carrying”, “having”, “containing”, “involving”, and the like are to be understood to be open-ended, i.e., to mean including but not limited to. Only the transitional phrases “consisting of” and “consisting essentially of”, respectively, are closed or semi-closed transitional phrases with respect to claims.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
Description
Claims (21)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/192,038 US8654643B2 (en) | 2011-07-27 | 2011-07-27 | Wide field indexing for packet tracking |
EP12004952.3A EP2552054A3 (en) | 2011-07-27 | 2012-07-02 | Wide field indexing for packet tracking |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/192,038 US8654643B2 (en) | 2011-07-27 | 2011-07-27 | Wide field indexing for packet tracking |
Publications (2)
Publication Number | Publication Date |
---|---|
US20130028105A1 US20130028105A1 (en) | 2013-01-31 |
US8654643B2 true US8654643B2 (en) | 2014-02-18 |
Family
ID=46798940
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/192,038 Active 2031-12-08 US8654643B2 (en) | 2011-07-27 | 2011-07-27 | Wide field indexing for packet tracking |
Country Status (2)
Country | Link |
---|---|
US (1) | US8654643B2 (en) |
EP (1) | EP2552054A3 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150199207A1 (en) * | 2014-01-13 | 2015-07-16 | Cisco Technology, Inc. | Systems and methods for testing waas performance for virtual desktop applications |
US10880206B2 (en) * | 2018-06-13 | 2020-12-29 | Futurewei Technologies, Inc. | Multipath selection system and method for datacenter-centric metro networks |
US20240078185A1 (en) * | 2022-09-07 | 2024-03-07 | Mellanox Technologies, Ltd. | Using parallel processor(s) to process packets in real-time |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8711708B2 (en) * | 2012-07-24 | 2014-04-29 | Accedian Networks Inc. | Automatic setup of reflector instances |
US9680916B2 (en) * | 2013-08-01 | 2017-06-13 | Flowtraq, Inc. | Methods and systems for distribution and retrieval of network traffic records |
US9506982B2 (en) | 2014-11-14 | 2016-11-29 | Cavium, Inc. | Testbench builder, system, device and method including a generic monitor and transporter |
US10282315B2 (en) | 2015-03-27 | 2019-05-07 | Cavium, Llc | Software assisted hardware configuration for software defined network system-on-chip |
Citations (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2001001272A2 (en) | 1999-06-30 | 2001-01-04 | Apptitude, Inc. | Method and apparatus for monitoring traffic in a network |
US6233256B1 (en) | 1996-03-13 | 2001-05-15 | Sarnoff Corporation | Method and apparatus for analyzing and monitoring packet streams |
US6389532B1 (en) | 1998-04-20 | 2002-05-14 | Sun Microsystems, Inc. | Method and apparatus for using digital signatures to filter packets in a network |
US6717917B1 (en) | 2000-06-09 | 2004-04-06 | Ixia | Method of determining real-time data latency and apparatus therefor |
US20040215803A1 (en) * | 2002-04-02 | 2004-10-28 | Mikihiko Yamada | Stream data processing device, stream data processing method, program, and medium |
US20050152354A1 (en) * | 2002-03-05 | 2005-07-14 | Francois Abel | Method and systems for ordered dynamic distribution of packet flows over network processing means |
US6954463B1 (en) | 2000-12-11 | 2005-10-11 | Cisco Technology, Inc. | Distributed packet processing architecture for network access servers |
US20060077963A1 (en) | 2004-10-07 | 2006-04-13 | Santera Systems, Inc. | Methods and systems for per-session traffic rate policing in a media gateway |
US20060088060A1 (en) | 2004-10-26 | 2006-04-27 | Spirent Communications, Inc. | Signature field in a latency measurement frame |
US20060190594A1 (en) | 2005-02-04 | 2006-08-24 | Apparent Networks, Inc. | Method and apparatus for evaluation of service quality of a real time application operating over a packet-based network |
US7111162B1 (en) | 2001-09-10 | 2006-09-19 | Cisco Technology, Inc. | Load balancing approach for scaling secure sockets layer performance |
US7149230B2 (en) | 2002-03-08 | 2006-12-12 | Microsoft Corporation | Transport processor for processing multiple transport streams |
US20070115833A1 (en) | 2005-11-21 | 2007-05-24 | Gerald Pepper | Varying the position of test information in data units |
US20070156869A1 (en) | 2005-12-30 | 2007-07-05 | Galin Galchev | Load balancing algorithm for servicing client requests |
US20070291654A1 (en) | 2006-06-16 | 2007-12-20 | Gerald Pepper | Memory Access Optimization and Communications Statistics Computation |
US20080117907A1 (en) | 2006-11-22 | 2008-05-22 | Hein Richard W | Method and Apparatus for Generating Bi-directional Network Traffic and Collecting Statistics on Same |
US7519990B1 (en) | 2002-07-19 | 2009-04-14 | Fortinet, Inc. | Managing network traffic flow |
US20090310491A1 (en) * | 2008-06-16 | 2009-12-17 | Errol Ginsberg | Distributed Flow Analysis |
US7643431B2 (en) | 2006-11-10 | 2010-01-05 | Ixia | Distributed packet group identification for network testing |
US20100023726A1 (en) * | 2008-07-28 | 2010-01-28 | Aviles Joaquin J | Dual Hash Indexing System and Methodology |
US20100034100A1 (en) | 2008-08-06 | 2010-02-11 | Finisar Corporation | Network load tester with real-time detection and recording |
US20100097931A1 (en) * | 2008-10-21 | 2010-04-22 | Shakeel Mustafa | Management of packet flow in a network |
US20100226373A1 (en) * | 2009-03-05 | 2010-09-09 | Juniper Networks, Inc. | Tracking fragmented data flows |
US20100293280A1 (en) | 2008-01-31 | 2010-11-18 | Fujitsu Limited | Device and method for processing packets |
US20110225168A1 (en) * | 2010-03-12 | 2011-09-15 | Lsi Corporation | Hash processing in a network communications processor architecture |
US20120257628A1 (en) * | 2011-04-11 | 2012-10-11 | Alcatel-Lucent Canada, Inc. | Mapping private and public addresses |
-
2011
- 2011-07-27 US US13/192,038 patent/US8654643B2/en active Active
-
2012
- 2012-07-02 EP EP12004952.3A patent/EP2552054A3/en not_active Withdrawn
Patent Citations (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6233256B1 (en) | 1996-03-13 | 2001-05-15 | Sarnoff Corporation | Method and apparatus for analyzing and monitoring packet streams |
US6389532B1 (en) | 1998-04-20 | 2002-05-14 | Sun Microsystems, Inc. | Method and apparatus for using digital signatures to filter packets in a network |
WO2001001272A2 (en) | 1999-06-30 | 2001-01-04 | Apptitude, Inc. | Method and apparatus for monitoring traffic in a network |
US6717917B1 (en) | 2000-06-09 | 2004-04-06 | Ixia | Method of determining real-time data latency and apparatus therefor |
US6954463B1 (en) | 2000-12-11 | 2005-10-11 | Cisco Technology, Inc. | Distributed packet processing architecture for network access servers |
US7111162B1 (en) | 2001-09-10 | 2006-09-19 | Cisco Technology, Inc. | Load balancing approach for scaling secure sockets layer performance |
US20050152354A1 (en) * | 2002-03-05 | 2005-07-14 | Francois Abel | Method and systems for ordered dynamic distribution of packet flows over network processing means |
US7149230B2 (en) | 2002-03-08 | 2006-12-12 | Microsoft Corporation | Transport processor for processing multiple transport streams |
US20040215803A1 (en) * | 2002-04-02 | 2004-10-28 | Mikihiko Yamada | Stream data processing device, stream data processing method, program, and medium |
US7519990B1 (en) | 2002-07-19 | 2009-04-14 | Fortinet, Inc. | Managing network traffic flow |
US20060077963A1 (en) | 2004-10-07 | 2006-04-13 | Santera Systems, Inc. | Methods and systems for per-session traffic rate policing in a media gateway |
US7809128B2 (en) | 2004-10-07 | 2010-10-05 | Genband Us Llc | Methods and systems for per-session traffic rate policing in a media gateway |
US20060088060A1 (en) | 2004-10-26 | 2006-04-27 | Spirent Communications, Inc. | Signature field in a latency measurement frame |
US20060190594A1 (en) | 2005-02-04 | 2006-08-24 | Apparent Networks, Inc. | Method and apparatus for evaluation of service quality of a real time application operating over a packet-based network |
US20070115833A1 (en) | 2005-11-21 | 2007-05-24 | Gerald Pepper | Varying the position of test information in data units |
US20070156869A1 (en) | 2005-12-30 | 2007-07-05 | Galin Galchev | Load balancing algorithm for servicing client requests |
US20070291654A1 (en) | 2006-06-16 | 2007-12-20 | Gerald Pepper | Memory Access Optimization and Communications Statistics Computation |
US7643431B2 (en) | 2006-11-10 | 2010-01-05 | Ixia | Distributed packet group identification for network testing |
US20080117907A1 (en) | 2006-11-22 | 2008-05-22 | Hein Richard W | Method and Apparatus for Generating Bi-directional Network Traffic and Collecting Statistics on Same |
US20100293280A1 (en) | 2008-01-31 | 2010-11-18 | Fujitsu Limited | Device and method for processing packets |
US20090310491A1 (en) * | 2008-06-16 | 2009-12-17 | Errol Ginsberg | Distributed Flow Analysis |
US20100023726A1 (en) * | 2008-07-28 | 2010-01-28 | Aviles Joaquin J | Dual Hash Indexing System and Methodology |
US20100034100A1 (en) | 2008-08-06 | 2010-02-11 | Finisar Corporation | Network load tester with real-time detection and recording |
US20100097931A1 (en) * | 2008-10-21 | 2010-04-22 | Shakeel Mustafa | Management of packet flow in a network |
US20100226373A1 (en) * | 2009-03-05 | 2010-09-09 | Juniper Networks, Inc. | Tracking fragmented data flows |
US20110225168A1 (en) * | 2010-03-12 | 2011-09-15 | Lsi Corporation | Hash processing in a network communications processor architecture |
US20120257628A1 (en) * | 2011-04-11 | 2012-10-11 | Alcatel-Lucent Canada, Inc. | Mapping private and public addresses |
Non-Patent Citations (1)
Title |
---|
European Patent Office, European Search Report and Written Opinion for European Application 12004952.3-1853, mail date Sep. 26, 2013, 6 total pages. |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150199207A1 (en) * | 2014-01-13 | 2015-07-16 | Cisco Technology, Inc. | Systems and methods for testing waas performance for virtual desktop applications |
US9436490B2 (en) * | 2014-01-13 | 2016-09-06 | Cisco Technology, Inc. | Systems and methods for testing WAAS performance for virtual desktop applications |
US10880206B2 (en) * | 2018-06-13 | 2020-12-29 | Futurewei Technologies, Inc. | Multipath selection system and method for datacenter-centric metro networks |
US20240078185A1 (en) * | 2022-09-07 | 2024-03-07 | Mellanox Technologies, Ltd. | Using parallel processor(s) to process packets in real-time |
Also Published As
Publication number | Publication date |
---|---|
EP2552054A3 (en) | 2013-10-30 |
EP2552054A2 (en) | 2013-01-30 |
US20130028105A1 (en) | 2013-01-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8614955B2 (en) | Misdirected packet detection apparatus and method | |
US8654643B2 (en) | Wide field indexing for packet tracking | |
US8310942B2 (en) | Flow statistics aggregation | |
US9253062B2 (en) | Byte by byte received data integrity check | |
US8767565B2 (en) | Flexible network test apparatus | |
US8457128B2 (en) | Capturing packets with parallel capture engines | |
US8248926B2 (en) | Packet rate detection apparatus and method | |
US7953092B2 (en) | Traffic receiver using parallel capture engines | |
US8571032B2 (en) | Testing packet fragmentation | |
US9203728B2 (en) | Metadata capture for testing TCP connections | |
US8537839B2 (en) | Traffic generator with dynamic MPLS label assignment | |
US20130329572A1 (en) | Misdirected packet statistics collection and analysis | |
US8730826B2 (en) | Testing fragment reassembly | |
US9319441B2 (en) | Processor allocation for multi-core architectures | |
US8649285B2 (en) | Tracking packet sequence numbers | |
EP2854340B1 (en) | Misdirected packet statistics collection and analysis |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: IXIA, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHEW, EARL;REEL/FRAME:026665/0455 Effective date: 20110726 |
|
AS | Assignment |
Owner name: BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT, TE Free format text: SECURITY AGREEMENT;ASSIGNOR:IXIA;REEL/FRAME:029698/0060 Effective date: 20121221 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: SILICON VALLEY BANK, AS SUCCESSOR ADMINISTRATIVE A Free format text: NOTICE OF SUBSTITUTION OF ADMINISTRATIVE AGENT;ASSIGNOR:BANK OF AMERICA, N.A., RESIGNING ADMINISTRATIVE AGENT;REEL/FRAME:034870/0598 Effective date: 20150130 |
|
AS | Assignment |
Owner name: IXIA, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:SILICON VALLEY BANK, AS SUCCESSOR ADMINISTRATIVE AGENT;REEL/FRAME:042335/0465 Effective date: 20170417 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: KEYSIGHT TECHNOLOGIES SINGAPORE (HOLDINGS) PTE. LTD., SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:IXIA;REEL/FRAME:044222/0695 Effective date: 20170930 Owner name: KEYSIGHT TECHNOLOGIES SINGAPORE (HOLDINGS) PTE. LT Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:IXIA;REEL/FRAME:044222/0695 Effective date: 20170930 |
|
AS | Assignment |
Owner name: KEYSIGHT TECHNOLOGIES SINGAPORE (SALES) PTE. LTD., Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KEYSIGHT TECHNOLOGIES SINGAPORE (HOLDINGS) PTE. LTD.;REEL/FRAME:048225/0065 Effective date: 20181001 Owner name: KEYSIGHT TECHNOLOGIES SINGAPORE (SALES) PTE. LTD., SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KEYSIGHT TECHNOLOGIES SINGAPORE (HOLDINGS) PTE. LTD.;REEL/FRAME:048225/0065 Effective date: 20181001 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |