[go: up one dir, main page]

US7719136B2 - Power source control circuit, power supply device, and control method for the same - Google Patents

Power source control circuit, power supply device, and control method for the same Download PDF

Info

Publication number
US7719136B2
US7719136B2 US11/446,140 US44614006A US7719136B2 US 7719136 B2 US7719136 B2 US 7719136B2 US 44614006 A US44614006 A US 44614006A US 7719136 B2 US7719136 B2 US 7719136B2
Authority
US
United States
Prior art keywords
voltage
direct current
setting
level
power supply
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US11/446,140
Other versions
US20070205662A1 (en
Inventor
Toru Nakamura
Hidekiyo Ozawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Morgan Stanley Senior Funding Inc
Monterey Research LLC
Original Assignee
Fujitsu Semiconductor Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Assigned to FUJITSU LIMITED reassignment FUJITSU LIMITED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: OZAWA, HIDEKIYO, NAKAMURA, TORU
Application filed by Fujitsu Semiconductor Ltd filed Critical Fujitsu Semiconductor Ltd
Publication of US20070205662A1 publication Critical patent/US20070205662A1/en
Assigned to FUJITSU MICROELECTRONICS LIMITED reassignment FUJITSU MICROELECTRONICS LIMITED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: FUJITSU LIMITED
Application granted granted Critical
Publication of US7719136B2 publication Critical patent/US7719136B2/en
Assigned to FUJITSU SEMICONDUCTOR LIMITED reassignment FUJITSU SEMICONDUCTOR LIMITED CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: FUJITSU MICROELECTRONICS LIMITED
Assigned to SPANSION LLC reassignment SPANSION LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: FUJITSU SEMICONDUCTOR LIMITED
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CYPRESS SEMICONDUCTOR CORPORATION, SPANSION LLC
Assigned to CYPRESS SEMICONDUCTOR CORPORATION reassignment CYPRESS SEMICONDUCTOR CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SPANSION, LLC
Assigned to CYPRESS SEMICONDUCTOR CORPORATION, SPANSION LLC reassignment CYPRESS SEMICONDUCTOR CORPORATION PARTIAL RELEASE OF SECURITY INTEREST IN PATENTS Assignors: MUFG UNION BANK, N.A., AS COLLATERAL AGENT
Assigned to MONTEREY RESEARCH, LLC reassignment MONTEREY RESEARCH, LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CYPRESS SEMICONDUCTOR CORPORATION
Assigned to MUFG UNION BANK, N.A. reassignment MUFG UNION BANK, N.A. ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN INTELLECTUAL PROPERTY Assignors: MORGAN STANLEY SENIOR FUNDING, INC.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Assignors: CYPRESS SEMICONDUCTOR CORPORATION, SPANSION LLC
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J1/00—Circuit arrangements for DC mains or DC distribution networks
    • H02J1/10—Parallel operation of DC sources
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of DC power input into DC power output
    • H02M3/02—Conversion of DC power input into DC power output without intermediate conversion into AC
    • H02M3/04—Conversion of DC power input into DC power output without intermediate conversion into AC by static converters
    • H02M3/10—Conversion of DC power input into DC power output without intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M3/145—Conversion of DC power input into DC power output without intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M3/155—Conversion of DC power input into DC power output without intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only

Definitions

  • the present invention relates to a power supply device control circuit, a power supply device, and a control method for the same.
  • a technique for attenuating the current leakage at a MOS transistor where the threshold voltage is lowered, a technique is known of controlling the backgate voltage.
  • the action of deeply modifying the back gate voltage means that when the transistor is of NMOS type, a voltage lower than that at the source is applied to the P substrate.
  • the transistor is of PMOS type, a voltage higher than the source voltage is applied to the N substrate.
  • the current leakage can be minimized during the off state where no voltage is applied between the gate and the source.
  • Such a power supply device having the above described IC is designed to connect with a variety of electronic apparatuses which are different in the voltage requirement and thus includes a plurality of DC/DC converters (as disclosed in Japanese Unexamined Patent Publication Nos. 2003-61341, 2005-210884).
  • the power supply device having the described IC may be arranged to detect the power efficiency of each of the DC/DC converters and when any DC/DC converter is found having its power efficiency lower than a predetermined setting level, cancel the action of the DC/DC converter (as disclosed in Japanese Unexamined Patent Publication No. 2003-333833).
  • a power supply device 100 shown in FIGS. 4 and 5 includes a plurality of DC/DC converters 120 to 140 and is connected to an external device 200 .
  • the power supply device 100 supplies the external device 200 with a source voltage VCC, gate voltages VBGP and VBGN to be supplied to the back gate of its MOS transistor, an input/output voltage VIO, and other voltages VXX.
  • the power supply device 100 exchanges a variety of data carried on the control signal (IIC) with the external device 200 .
  • the external device 200 consists of one or more integrated circuits.
  • the power supply device 100 includes an interface controller 150 as shown in FIG. 5 .
  • the interface controller 150 is connected with a bus B 1 .
  • the external device 200 includes such a NAND circuit 210 as shown in FIGS. 5 and 6 .
  • the DC/DC converters 120 to 140 in the power supply device 100 are arranged to modify the source voltage VCC to be supplied to the NAND circuit 210 , the back gate voltage VBGP to be supplied to the back gates of the PMOS transistors FET 10 and FET 30 in the NAND circuit 210 , and the back gate voltage VBGN to be supplied to the back gates of the NMOS transistors FET 20 and FET 40 in the NAND circuit 210 respectively.
  • X and Y in the drawings are input terminals to which a high level signal or a low level signal is supplied and denoted by Z is an output terminal.
  • the power supply device 100 instructs the register REG 0 to store the action command signal.
  • the action command signal carries a stop command
  • the action of the DC/DC converters 120 to 140 is canceled.
  • the action command signal carries an action command
  • the DC/DC converters 120 to 140 are activated.
  • the interface controller 150 When its interface controller 150 receives a voltage operation signal for the source voltage VCC from an external device connected to the interface controller 150 , the received voltage operation signal is stored in the register REG 1 and an analog voltage signal (reference voltage) corresponding to the voltage operation signal is inputted via a D/A converter DAC 1 to an error amplifier ERA 1 . Then, the power supply device 100 drives the error amplifier ERA 1 to compare a feedback of the source voltage VCC with the reference voltage and thus controls so that the source voltage VCC is close to the reference voltage.
  • the power supply device 100 instructs the error amplifiers ERA 2 and ERA 3 to modify the back gate voltages VBGP and VBGN, which are supplied to the back gates of the MOS transistors FET 10 to FET 40 , to be close to their reference levels in the same manner as of the error amplifier ERA 1 controlling the source voltage VCC to its reference level. Accordingly, the power supply device 100 allows the DC/DC converters 120 to 140 to modify the voltages VCC, VBGP, and VBGN to their respective optimum levels independently in response to the action command signals and the voltage operation signals received at its interface controller 150 .
  • its DC/DC converter 130 may control the voltage VBGP, which is supplied to the back gates of the PMOS transistors FET 10 and FET 30 , to a level lower than the source voltage VCC. This will cause a large amount of current to flow from the sources to the back gates of the PMOS transistors FET 10 and FET 30 , thus resulting in breakdown of the PMOS transistors FET 10 and FET 30 .
  • the present invention has been developed in view of the above aspect and its object is to provide a control circuit for a power supply device, a power supply device, and a control method of the same, where the power supply device has a plurality of DC/DC converters provided for delivering voltage outputs while the mutual relationship of potential between the voltage outputs is maintained.
  • a control circuit for a power supply device which outputs a plurality of direct current voltages different in a voltage level, comprising:
  • a voltage setting unit for determining the setting level of a second direct current voltage having a potential relation to the setting level of a first direct current voltage which is one of the plurality of the direct current voltages.
  • the second direct current voltage having a potential relationship with the setting level of the first direct current voltage is determined by the voltage setting unit.
  • the second direct current voltage is determined not separately of the setting level of the first direct current voltage, a plurality of the direct current voltages can be delivered while their mutual potential relationship is maintained.
  • a control method of a power supply device which outputs a plurality of direct current voltages which are different in the voltage level, comprising the step of:
  • the second direct current voltage having a potential relationship with the setting level of the first direct current voltage is determined by the voltage setting unit. As the second direct current voltage is determined not separately of the setting level of the first direct current voltage, a plurality of the direct current voltages can be delivered while their mutual potential relationship is maintained.
  • FIG. 1 is a circuitry diagram of a power supply device according to a first embodiment of the present invention
  • FIG. 2 is a circuitry diagram of a power supply device according to a second embodiment of the present invention.
  • FIG. 3 is a circuitry diagram of a power supply device according to a third embodiment of the present invention.
  • FIG. 4 is a block diagram showing the connection between a conventional power supply device and an external device
  • FIG. 5 is a circuitry diagram of the conventional power supply device connected with a logic circuit in the external device.
  • FIG. 6 is a circuitry diagram of the logic circuit.
  • a power supply device 10 of the first embodiment comprises a controller 20 and first to third DC/DC converters 30 , 40 , and 50 .
  • the controller 20 includes an interface controller 21 , four registers REG 0 to REG 3 , an adder 22 , and a register REG 2 ′.
  • the controller 20 corresponds to a control circuit according to the present invention.
  • the interface controller 21 is connected with a bus B 1 .
  • the bus B 1 is connected with an external device (for example, an electronic apparatus), which is not shown. Further, the interface controller 21 is connected to the four registers REG 0 , REG 1 , REG 2 , and REG 3 respectively, as shown in FIG. 1 .
  • the register REG 0 is connected to the first DC/DC converter 30 .
  • the register REG 0 is also connected to the second DC/DC converter 40 and the third DC/DC converter 50 .
  • the register REG 1 is connected to a D/A converter DAC 1 of the first DC/DCconverter 30 .
  • the register REG 3 is connected to a D/A converter DAC 3 of the third DC/DC converter 50 .
  • the registers REG 1 and REG 2 are connected to the adder 22 .
  • the adder 22 is connected to the register REG 2 ′.
  • the register REG 2 ′ is connected to a D/A converter DAC 2 of the second DC/DC converter 40 .
  • the first DC/DC converter 30 includes, as shown, a main switching transistor FET 1 , a sync side switching transistor FET 2 , a chalk coil L 1 , and a capacitor C 1 .
  • the main switching transistor FET 1 is connected at a drain to an input terminal (IN 1 ), so that a direct current input voltage VIN is applied to the main switching transistor FET 1 via the input terminal (IN 1 ).
  • a source of the main switching transistor FET 1 is connected to a drain of the sync side switching transistor FET 2 .
  • the source of the sync side switching transistor FET 2 is connected to a ground. Further, both the source of the main switching transistor FET 1 and the drain of the sync side switching transistor FET 2 are connected to the chalk coil L 1 .
  • the chalk coil L 1 is connected to an output terminal (OUT 1 ).
  • the capacitor C 1 is connected between the output terminal (OUT 1 ) and the ground.
  • the output terminal (OUT 1 ) is connected to the source input terminal of a NAND circuit of an electronic apparatus as not shown.
  • the first DC/DC converter 30 further includes an error amplifier ERA 1 , a D/A converter DAC 1 , a triangle wave oscillator OSC 1 , and a PWM comparator PWM 1 .
  • An inverting input terminal of an error amplifier ERA 1 is connected to the output terminal (OUT 1 ). Meanwhile, a non-inverted input terminal of the error amplifier ERA 1 is connected with the D/A converter DAC 1 .
  • the triangle wave oscillator OSC 1 outputs a triangle wave signal.
  • the triangle wave signal oscillates within a range of a constant voltage level (for example, between 1.0 V and 2.0 V).
  • the triangle wave oscillator OSC 1 is composed of an OP amplifier, a resistor, and a capacitor, etc.
  • a PWM comparator PWM 1 has a positive input terminal (+) and a negative input terminal ( ⁇ ).
  • the positive input terminal (+) is connected with an output terminal (N 1 ) of the error amplifier ERA 1
  • the negative input terminal ( ⁇ ) is connected with the triangle wave oscillator OSC 1 .
  • an output terminal (Q 1 ) of the PWM comparator PWM 1 is connected to a gate of the main switching transistor FET 1 while an inverted output terminal (*Q 1 ) to a gate of the sync side switching transistor FET 2 .
  • the second DC/DC converter 40 has a structure similar to that of the first DC/DC converter 30 , except that a triangle wave oscillator is not provided.
  • the second DC/DC converter 40 can be constructed by replacing the error amplifier ERA 1 , the D/A converter DAC 1 , the PWM comparator PWM 1 , the main switching transistor FET 1 , the sync side switching transistor FET 2 , the chalk coil L 1 , and the capacitor C 1 in the first DC/DC converter 30 , in turn, with an error amplifier ERA 2 , the D/A converter DAC 2 , a PWM comparator PWM 2 , a main switching transistor FET 3 , a sync side switching transistor FET 4 , a chalk coil L 2 , and a capacitor C 2 respectively.
  • a negative input terminal ( ⁇ ) of the PWM comparator PWM 2 is connected to the triangle wave oscillator OSC 1 of the first DC/DC converter 30 .
  • N 2 , IN 2 , and OUT 2 in FIG. 1 are an output terminal of the error amplifier ERA 2 , an input terminal of the second DC/DC converter 40 , and an output terminal of the second DC/DC converter 40 , respectively.
  • An output terminal and an inverted output terminal of the PWM comparator PWM 2 are denoted by Q 2 and *Q 2 , respectively.
  • the output terminal (OUT 2 ) is connected to a back gate of a PMOS transistor composing the NAND circuit of an electronic apparatus as not shown, for example.
  • the third DC/DC converter 50 includes an NMOS transistor FET 5 , an NMOS transistor FET 6 , a chalk coil L 3 , and a capacitor C 3 .
  • the NMOS transistor FET 5 is connected at the drain to an input terminal (IN 3 ) for receiving a direct current input voltage VIN.
  • the source of the NMOS transistor FET 5 is connected to the chalk coil L 3 which is in turn connected to the ground.
  • the source of the NMOS transistor FET 5 is connected to a drain of the NMOS transistor FET 6 .
  • the source of the NMOS transistor FET 6 is connected to an output terminal (OUT 3 ).
  • the capacitor C 3 is connected between the output terminal (OUT 3 ) and the ground.
  • the output terminal (OUT 3 ) is connected to the back gate of an NMOS transistor composing the NAND circuit of an electronic apparatus as not shown.
  • the third DC/DC converter 50 includes an error amplifier ERA 3 , the D/A converter DAC 3 , and a PWM comparator PWM 3 .
  • An inverted input terminal of the error amplifier ERA 3 is connected to the output terminal (OUT 3 ). Meanwhile, a non-inverted input terminal of the error amplifier ERA 3 is connected to the D/A converter DAC 3 .
  • a positive input terminal (+)of the PWM comparator PWM 3 is connected to an output terminal (N 3 ) of the error amplifier ERA 3 and a negative input terminal ( ⁇ ) is connected to the triangle wave oscillator OSC 1 of the first DC/DC converter 30 .
  • An output terminal (Q 3 ) of the PWM comparator PWM 3 is connected to the gate of the NMOS transistor FET 5 .
  • An inverted output terminal (*Q 3 ) of the PWM comparator PWM 3 is connected to the gate of the NMOS transistor FET 6 .
  • the interface controller 21 shown in FIG. 1 receives data on an operation condition of an electronic apparatus connected with the bus B 1 and the like.
  • the interface controller 21 outputs the received data to the registers REG 0 to REG 3 depending on contents of the received data.
  • the interface controller 21 outputs an action command signal ON/OFF to the register REG 0 .
  • the action command signal ON/OFF is used for turning on and off the power supply devices of the DC/DC converters 30 to 50 .
  • the register REG 0 after storing information on an action/stop of the action command signal ON/OFF, outputs the signal ON/OFF to the power supply devices of the respective DC/DC converters 30 to 50 .
  • the power supply devices of the DC/DC converters 30 to 50 receive the action command signal ON/OFF, they can be switched on or off for the action or the stop.
  • the interface controller 21 outputs a source voltage command signal S 1 to the register REG 1 .
  • the source voltage command signal S 1 is used for modifying the source voltage VCC supplied to an optimum voltage level which is fed to an electronic apparatus (including the NAND circuit) connected with the output (OUT 1 ) of the first DC/DC converter 30 .
  • the source voltage VCC corresponds to a first direct current voltage according to the present invention.
  • the source voltage command signal S 1 corresponds to a setting of the first direct current voltage according to the present invention.
  • the register REG 1 stores the source voltage command signal S 1 and then outputs the signal S 1 to the D/A converter DAC 1 of the first DC/DC converter 30 .
  • the D/A converter DAC 1 outputs an analog voltage signal (a reference voltage) which is then received by the source voltage command signal S 1 to the non-inverted input terminal of the error amplifier ERA 1 . Since the register REG 1 stores the setting of the source voltage command signal S 1 used for modifying the source voltage VCC (the first direct current voltage) to an optimum level, it corresponds to a first direct current voltage data storage according to the present invention.
  • the source voltage VCC is fed back to the inverted input terminal of the error amplifier ERA 1 , as shown.
  • the error amplifier ERA 1 compares the fed-back source voltage VCC with the reference voltage to output an error output voltage to the positive input terminal (+) of the PWM comparator PWM 1 .
  • the triangle wave signal is inputted to the negative input terminal ( ⁇ ) of the PWM comparator PWM 1 by the triangle wave oscillator OSC 1 .
  • the PWM comparator PWM 1 compares the voltage level of the triangle wave signal with the error output voltage.
  • the PWM comparator PWM 1 When the error output voltage is greater than the voltage level of the triangle wave signal, the PWM comparator PWM 1 outputs a high level. PWM signal from the output terminal (Q 1 ). Simultaneously, the PWM comparator PWM 1 outputs a low level inverted PWM signal from the inverted output terminal (*Q 1 ). Meanwhile, when the error output voltage level is smaller than the voltage level of the triangle wave signal, the PWM comparator PWM 1 outputs a low level PWM signal from the output terminal (Q 1 ). Simultaneously, the PWM comparator PWM 1 outputs a high level inverted PWM signal from the inverted output terminal (*Q 1 ).
  • the PWM signal is inputted to the gate of the main switching transistor FET 1 .
  • the main switching transistor FET 1 is turned on when the PWM signal is at its high level and turned off when at its low level.
  • the inverted PWM signal is inputted to the gate of the sync side switching transistor FET 2 .
  • the sync side switching transistor FET 2 is turned off when the inverted PWM signal is at its low level and turned on when at its high level.
  • the interface controller 21 outputs an offset voltage command signal S 2 to the register REG 2 .
  • the offset voltage command signal S 2 is used for modifying the voltage VBGP, which is supplied to the back gate of the PMOS transistor composing the NAND circuit, to a level which is greater than the source voltage VCC.
  • the interface controller 21 determines a difference setting value (offset voltage) between the optimum setting of the source voltage VCC and the optimum setting of the gate voltage VBGP based on the input data supplied along the bus B 1 from the external electronic apparatus.
  • the difference setting value (offset voltage) can be determined with an external controller or the like (not shown) provided separately of the power supply device 10 .
  • the gate voltage VBGP is set greater than the source voltage VCC in response to the offset voltage command signal S 2 , it corresponds to a second direct current voltage according to the present invention.
  • the offset voltage command signal S 2 is equivalent to a setting of the second direct current voltage according to the present invention.
  • the register REG 2 stores the offset voltage command signal S 2 and then outputs the signal S 2 to the adder 22 . Since the register REG 2 stores the offset voltage command signal S 2 which determines the difference setting between the setting of the source voltage VCC (the setting of the first direct current voltage) and the setting of the gate voltage VBGP (the setting of the second direct current voltage), it corresponds to a different voltage data storage according to the present invention.
  • the source voltage command signal S 1 is inputted to the adder 22 , as shown.
  • the adder 22 adds the offset voltage command signal S 2 (the offset voltage) to the source voltage command signal S 1 to output a sum signal S 3 which is then outputted to the register REG 2 ′.
  • the sum signal S 3 obtained by adding the source voltage command signal S 1 and the offset voltage command signal S 2 , is used for determining the gate voltage VBGP (the second direct current voltage).
  • the adder 22 adds the source voltage command signal S 1 used for determining the source voltage VCC (the first direct current voltage) and the offset voltage command signal S 2 used for determining the setting difference to output the sum signal S 3 which determines the gate voltage VBGP (the second direct current voltage), it corresponds to an adder according to the present invention.
  • the register REG 2 ′ stores the sum signal S 3 and then outputs the sum signal S 3 to the D/A converter DAC 2 of the second DC/DC converter 40 .
  • the D/A converter DAC 2 outputs an analog voltage signal (a reference voltage) corresponding to the sum signal S 3 to the non-inverted input terminal of the error amplifier ERA 2 .
  • the register REG 2 ′ stores the sum signal S 3 which determines the gate voltage VBGP (the second direct current voltage), it corresponds to a sum direct current voltage data storage according to the present invention.
  • the gate voltage VBGP is fed back to the inverted input terminal of the error amplifier ERA 2 , as shown.
  • the error amplifier ERA 2 compares the gate voltage VBGP with the reference voltage to output an error output voltage to the positive input terminal (+) of the PWM comparator PWM 2 .
  • the triangle wave signal is inputted to the negative input terminal ( ⁇ ) of the PWM comparator PWM 2 by the triangle wave signal from the triangle wave oscillator OSC 1 in the first DC/DC converter 30 .
  • the PWM comparator PWM 2 like the PWM comparator PWM 1 , outputs the PWM signal and the inverted PWM signal to the gate of the main switching transistor FET 3 and the gate of the sync side switching transistor FET 4 , respectively.
  • the PWM signal is repeatedly shifted between the high level and the low level while the inverted PWM signal is repeated shifted between the low level and the high level, whereby the gate voltage VBGP can be controlled to a level greater than the source voltage VCC.
  • the gate voltage VBGP is supplied via the output terminal (OUT 2 ) to the back gate of the PMOS transistor composing the NAND circuit.
  • the interface controller 21 also outputs a back gate voltage command signal S 4 to the register REG 3 .
  • the back gate voltage command signal S 4 is used for determining a gate voltage VBGN which is supplied to the back gate of the NMOS transistor composing the NAND circuit.
  • the register REG 3 stores the back gate voltage command signal S 4 and then outputs the signal S 4 to the D/A converter DAC 3 in the third DC/DC converter 50 .
  • the D/A converter DAC 3 outputs an analog voltage signal (a reference voltage) corresponding to the back gate voltage command signal S 4 to the non-inverted input terminal of the error amplifier ERA 3 .
  • the gate voltage VBGN is fed back to the inverted input terminal of the error amplifier ERA 3 , as shown.
  • the error amplifier ERA 3 compares the fed-back gate voltage VBGN with the reference voltage to output an error output voltage to the positive input terminal (+) of the PWM comparator PWM 3 .
  • the triangle wave signal is inputted to the negative input terminal ( ⁇ ) of the PWM comparator PWM 3 by the triangle wave oscillator OSC 1 in the first DC/DC converter 30 .
  • the PWM comparator PWM 3 like the PWM comparators PWM 1 and PWM 2 outputs the PWM signal and the inverted PWM signal to the gate of the NMOS transistor FET 5 and the gate of the NMOS transistor FET 6 , respectively. Since the PWM signal is repeatedly shifted between the high level and the low level while the inverted PWM signal is repeated shifted between the low level and the high level, the gate voltage VBGN remains at an optimum voltage level and thus the gate voltage VBGN is supplied via the output terminal (OUT 3 ) to the backgate of the NMOS transistor composing the NAND circuit.
  • the adder 22 adds an offset between the setting of the source voltage VCC and the setting of the gate voltage VBGP to the setting of the source voltage VCC thus to output the sum signal S 3 which determines the gate voltage VBGP. This allows the sum signal S 3 to remain greater than the setting of the source voltage VCC, hence protecting the PMOS transistor of the NAND circuit from being damaged by an excessive amount of current.
  • the offset between the setting of the source voltage VCC and the setting of the gate voltage VBGP is added to the setting of the source voltage VCC so that the sum signal S 3 which determines the gate voltage VBGP is outputted. This allows the sum signal S 3 to remain greater than the setting of the source voltage VCC, hence protecting the PMOS transistor of the NAND circuit from being damaged by an excessive amount of current.
  • the resistor REG 1 stores the source voltage command signal S 1 used for determining the source voltage VCC and the resistor REG 2 stores the offset voltage command signal S 2 used for determining a difference between the source voltage VCC and the gate voltage VBGP. Accordingly, even if the adder 22 connected to the two registers REG 1 and REG 2 executes processing, the resisters REG 1 and REG 2 can temporarily store the source voltage command signal S 1 and the offset voltage command signal S 2 , respectively. Also, if the interface controller 21 outputs its command signals S 1 and S 2 once, the respective signals S 1 and S 2 are stored in the registers REG 1 and REG 2 . Consequently, the interface controller 21 need not output the two command signals S 1 and S 2 continuously to the resisters REG 1 and REG 2 respectively, so that the signals S 1 and S 2 will be stored in the registers REG 1 and REG 2 .
  • the register REG 2 ′ stores the sum signal S 3 outputted by the adder 22 .
  • the sum signal S 3 is used for determining the gate voltage VBGP (the second direct current voltage).
  • the resister REG 2 ′ can store the sum signals S 3 in a succession.
  • a power supply device 10 A of the second embodiment comprises, as shown, a controller 20 A, first to third DC/DC converters 30 , 40 , and 50 .
  • the controller 20 A includes an interface controller 21 A, four registers REG 0 , REG 1 , REG 3 , and REG 4 , a comparator 1 , a selector switch circuit MPX 1 , and a register REG 4 ′.
  • Like components are denoted by like numerals as those of the components of the power supply device 10 of the first embodiment and will be explained in no more detail.
  • the two registers REG 1 and REG 4 are connected to the comparator 1 and the selector switch circuit MPX 1 , as shown.
  • the comparator 1 is connected to the selector switch circuit MPX 1 and the interface controller 21 A.
  • the selector switch circuit MPX 1 is connected to the register REG 4 ′.
  • the register REG 4 ′ is connected to a D/A converter DAC 2 in the second DC/DC converter 40 .
  • the interface controller 21 A outputs a source voltage command signal S 1 as equal to that of the power supply device 10 of the first embodiment to the register REG 1 .
  • the interface controller 21 A also outputs a back gate voltage command signal S 6 to the register REG 4 .
  • the register REG 1 stores the source voltage command signal S 1 and outputs the signal S 1 to the comparator 1 .
  • the register REG 4 stores the back gate voltage command signal S 6 and outputs the signal S 6 to the comparator 1 .
  • the comparator 1 compares the source voltage command signal S 1 with the back gate voltage command signal S 6 .
  • the comparator 1 outputs a switch activating signal S 7 to the selector switch circuit MPX 1 .
  • the selector switch circuit MPX 1 Upon receipt of the switch activating signal S 7 , the selector switch circuit MPX 1 outputs the source voltage command signal S 1 to the register REG 4 ′. Since the comparator 1 compares between the source voltage command signal S 1 (a setting of the first direct current) and the back gate voltage command signal S 6 (a setting of another direct current voltage) and judges whether or not one of the two voltages is greater than the other, it corresponds to a comparator according to the present invention.
  • the comparator 1 outputs an alarm signal ALARM with the switch activating signal S 7 to the interface controller 21 A.
  • the interface controller 21 A receives and outputs the alarm signal ALARM via a bus B 1 to the above electronic apparatus.
  • the alarm signal ALARM is provided for notifying the electronic apparatus that the setting of the voltage VBGP transferred to the interface controller 21 A is smaller than that of the source voltage VCC.
  • the comparator 1 if the back gate voltage command signal S 6 is equal to or greater than the source voltage command signal S 1 , the comparator 1 outputs not the alarm signal ALARM but the switch activating signal S 7 .
  • the selector switch circuit MPX 1 Upon receipt of the switch activating signal S 7 , the selector switch circuit MPX 1 outputs the back gate voltage command signal S 6 to the register REG 4 ′.
  • the selector switch circuit MPX 1 is arranged responsive to the switch activating signal S 7 for selecting and outputting either the source voltage command signal S or the back gate voltage command signal S 6 , it corresponds a selector according to the present invention.
  • the register REG 4 ′ stores either the source voltage command signal S 1 or the back gate voltage command signal S 6 and outputs the signal S 1 or the signal S 6 to a D/A converter DAC 2 of the second DC/DC converter 40 .
  • the second DC/DC converter 40 operates in the same way as the second DC/DC converter 40 of the first embodiment for controlling the gate voltage VBGP to a level which is equal to or greater than the source voltage VCC.
  • the register REG 4 ′ stores the setting of the second direct current voltage to be outputted from the selector switch circuit MPX 1 (namely the source voltage command signal S 1 or the back gate voltage command signal S 6 ), it corresponds to a selected direct current voltage data storage according to the present invention.
  • the selector switch circuit MPX 1 selects as the setting of the gate voltage VBGP the higher setting of the source voltage command signal S 1 and the back gate voltage command signal S 6 , based on the comparison result of a magnitude correlation between the source voltage command signal S 1 and the back gate voltage command signal S 6 . Accordingly, the gate voltage VBGP can remain equal to or higher than the source voltage.
  • either the source voltage command signal S 1 or the back gate voltage command signal S 6 , whichever is higher in the voltage level is selected as the setting of the gate voltage VBGP. Accordingly, the gate voltage VBGP can remain equal to or higher than the source voltage.
  • the resistor REG 1 stores the source voltage command signal S 1 provided for determining the source voltage VCC and the resistor REG 4 stores the back gate voltage command signal S 6 used for determining the gate voltage VBGP (the another direct current voltage). Accordingly, even if the comparator 1 connected to the two registers REG 1 and REG 4 execute processing, the resisters REG 1 and REG 4 can temporarily store the source voltage command signal S 1 and the back gate voltage command signal S 6 respectively. Also, as the command signals S 1 and S 6 are outputted to the respective registers REG 1 and REG 4 once by the interface controller 21 A, the respective signals S 1 and S 6 are stored in the registers REG 1 and REG 4 . Thus, the interface controller 21 A need not to repeat the two command signals S 1 and S 6 continuously to the resisters REG 1 and REG 4 respectively, so that the respective signals S 1 and S 6 will be stored in the registers REG 1 and REG 4 .
  • the register REG 4 ′ stores either the source voltage command signal S 1 or the back gate voltage command signal S 6 outputted from the selector switch circuit MPX 1 . Both the command signals S 1 and S 6 are used for determining the gate voltage VBGP (the second direct current voltage).
  • the resister REG 4 ′ can store either the signals S 1 or S 6 in a succession.
  • a power supply device 10 B of Embodiment 3 comprises, as shown, a controller 20 B, and first to third DC/DC converters 30 , 40 , and 50 .
  • the controller 20 B includes an interface controller 21 B, four registers REG 0 , REG 1 , REG 3 , and REG 4 , comparators 1 and 2 , selector switch circuits MPX 1 and MPX 2 , and registers REG 3 ′ and REG 4 ′.
  • Like components are denoted by the same numerals as those of the components of the power supply device 10 of the first embodiment or the power supply device 10 A of the second embodiment and will be explained in no more detail.
  • the register REG 1 is connected, as shown, to the two comparators 1 and 2 .
  • a zero voltage signal S 8 is inputted to the comparator 2 .
  • the comparator 2 is connected to the selector switch circuit MPX 2 .
  • the zero voltage signal S 8 is inputted to the selector switch circuit MPX 2 like the comparator 2 .
  • the selector switch circuit MPX 2 is connected to the register REG 3 .
  • the selector switch circuit MPX 2 is also connected to the register REG 3 ′.
  • the control method of the power supply device 10 B will be explained, excluding the control methods equal to that of the power supply device 10 or 10 A.
  • the register REG 1 stores a source voltage command signal S 1 and then outputs the same to the two comparators 1 and 2 .
  • the comparator 2 compares the source voltage command signal S 1 and the zero voltage signal S 8 .
  • the zero voltage signal S 8 has data about the voltage setting (specifically data of turning the setting to zero in this embodiment).
  • the comparator 2 outputs a switch activating signal S 9 to the selector switch circuit MPX 2 .
  • the comparator 2 compares the source voltage command signal S 1 (the first direct current voltage) and the zero voltage signal S 8 (the setting of another direct current voltage) for determining which one of the two voltages is higher than the other, it corresponds to a comparator according to the present invention.
  • a back gate voltage command signal S 4 along with the zero voltage signal S 8 are inputted to the selector switch circuit MPX 2 .
  • the selector switch circuit MPX 2 Upon receipt of the switch activating signal S 9 , the selector switch circuit MPX 2 outputs the zero voltage signal S 8 to the register REG 3 ′.
  • the comparator 2 also outputs an alarm signal ALARM in addition to the switch activating signal S 9 to the interface controller 21 B.
  • the interface controller 21 B Upon receipt of the alarm signal ALARM, the interface controller 21 B outputs the alarm signal ALARM via a bus B 1 to the above external electronic apparatus.
  • the alarm signal ALARM is provided for notifying the electronic apparatus that that the voltage VBGN transferred to the interface controller 21 B is greater than that of the source voltage VCC.
  • the comparator 2 when the source voltage command signal S 1 is not equal to the zero voltage signal S 8 , the comparator 2 outputs not the alarm signal ALARM but the switch activating signal S 9 .
  • the selector switch circuit MPX 2 Upon receipt of the switch activating signal S 9 , the selector switch circuit MPX 2 outputs the back gate voltage command signal S 4 to the register REG 3 ′. As the selector switch circuit MPX 2 switches based on the switch activating signal S 9 and selects and outputs either the zero voltage signal S 8 or the back gate voltage command signal S 4 , it corresponds to a selector according to the present invention.
  • the register REG 3 ′ stores either the zero voltage signal S 8 or the back gate voltage command signal S 4 and then outputs the signal S 8 or signal S 4 to a D/A converter DAC 3 of the third DC/DC converter 50 . Since the register REG 3 ′ stores the setting of the second direct current voltage (namely the zero voltage signal S 8 or the back gate voltage command signal S 4 in this embodiment) to be outputted from the selector switch circuit MPX 2 , it corresponds to a selected direct current voltage data storage according to the present invention.
  • the PWM comparator PWM 3 compares an error voltage output of the error amplifier ERA 3 with the voltage of a triangle wave signal and outputs its resultant PWM signal or inverted PWM signal to the gate of the NMOS transistor FET 5 and the gate of the NMOS transistor FET 6 . Since the PWM signal is repeatedly shifted between the high level and the low level and the inverted PWM signal is repeatedly shifted between the low level and the high level, the voltage VBGN can be controlled to zero or a desired level.
  • the selector switch circuit MPX 2 selects the zero voltage signal S 8 as the setting of the voltage VBGN when the comparator 2 compares the two command signals for correlation in the magnitude and judges that the source voltage command signal S 1 is equal to the zero voltage signal S 8 . Accordingly, when the source voltage command signal S 1 is zero, the setting of voltage VBGN can remain at zero.
  • the zero voltage signal S 8 is selected as the setting of the voltage VBGN when it is judged from the comparison in the magnitude between the source voltage command signal S 1 and the zero voltage signal S 8 that the source voltage command signal S 1 is equal to the zero voltage signal S 8 . Accordingly, when the source voltage command signal S 1 is zero, the setting of the voltage VBGN can remain at zero.
  • the register REG 3 ′ stores either the zero voltage signal S 8 outputted from the selector switch circuit MPX 2 or the back gate voltage command signal S 4 . Both the command signals S 8 and S 4 are used for determining the gate voltage VBGN (the second direct current voltage).
  • the resister REG 3 ′ can store either the signals S 8 or S 4 in a succession.
  • the power supply device of the present invention may include an extra adder in addition to the adder 22 (see FIG. 1 ). More particularly, the adder 22 is connected to the register REG 2 ′ ( FIG. 1 ) which is then connected with the other adder. The extra adder may also be connected to a resistor which stores the offset voltage command signal similar to that of the first embodiment. This allows the adder 22 to input the sum signal S 3 ( FIG.
  • the control method of such a modified power source includes determining a desired output of the direct current voltage from the sum signal S 3 , hence providing no more setting of the direct current voltage than the sum signal S 3 .
  • the power supply device of the embodiment may have two or more adders 22 connected in multiple stages so that the sum signal from the adder at the preceding stage is received by the adder at the succeeding stage. This allows the adder at the succeeding stage to produce from the sum signal determined by the adder at the preceding stage another sum signal for determining a desired setting of the direct current voltage. Accordingly, the adder at the succeeding stage needs to produce no more setting of the direct current voltage than that of the adder at the preceding stage.
  • the voltage command signals S 1 to S 4 , S 6 , and S 8 is not limited to digital codes proportional to the voltage but may be digital codes indicative of the voltage but not proportional to the voltage.
  • Each of the voltage command signals S 1 to S 4 , S 6 , and S 8 may also be a combination of a digital code indicative of the signal type (particularly the voltage command signal in the embodiments) and a digital code indicative of the voltage but not proportional to the voltage.
  • the control circuits 20 , 20 A, and 20 B in their respective power sources 10 , 10 A, and 10 B of the first, second and third embodiments respectively may be implemented in the form of a single semiconductor chip or an assembly of semiconductor chips.
  • the power supply devices 10 , 10 A, and 10 B may be implemented in the form of a single semiconductor chip or an assembly of semiconductor chips.
  • the power supply device 10 and its control circuit 20 may be implemented in modules.
  • the electronic apparatus may include a power supply device equipped with a control circuit and DC/DC converters.
  • the control circuit for a power supply device, the power supply device, and the method of controlling the same according to the present invention are arranged in which the second direct current voltage is determined in potential relation with the setting level of the first direct current voltage.
  • the second direct current voltage is determined not separately of the setting level of the first direct current voltage, a plurality of the direct current voltages can be delivered while their mutual potential relationship is maintained.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Dc-Dc Converters (AREA)
  • Direct Current Feeding And Distribution (AREA)

Abstract

A control circuit for a power supply device, a power supply device, and the like are provided in which the power supply device has a plurality of DC/DC converters provided for generating voltage while the mutual relationship of potential between the voltage outputs is maintained. The control circuit 20 in the power supply device 10 which outputs different direct current voltages (VCC, VBGP, and VBGN) includes a voltage setting unit 22 for determining the setting level of a second direct current voltage VBGP which has a potential relationship with the setting level of the first direct current voltage VCC which is one of a plurality of the different direct current voltages.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS
This application is based upon and claims the benefit of priority from each of the prior Japanese Patent Application No. 2006-045956 filed on Feb. 22, 2006, the entire contents of which are incorporated herein by reference.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a power supply device control circuit, a power supply device, and a control method for the same.
2. Description of the Related Art
As up-to-date ICs (integrated circuits) have been improved in the integration and reduced in the source voltage, they are demanded for being lowered and minimized in the power consumption. Also, with the source voltage becoming reduced, the threshold voltage of MOS transistors in each IC is lowered. As the threshold voltage is lowered, its sub threshold area will be declined in the characteristic of current interruption. This may hence cause a current to be leaked during the off state where no voltage is applied between the gate and the source of a MOS transistor. Although the power consumption is successfully lowered and minimized, the effect of current leakage will hardly be eliminated.
For attenuating the current leakage at a MOS transistor where the threshold voltage is lowered, a technique is known of controlling the backgate voltage. According to the technique, by modifying the back gate voltage deeply at the off state, the characteristics of current interruption in the sub threshold area can be improved. The action of deeply modifying the back gate voltage means that when the transistor is of NMOS type, a voltage lower than that at the source is applied to the P substrate. When the transistor is of PMOS type, a voltage higher than the source voltage is applied to the N substrate. In the MOS transistor, while the back gate voltage is shallowly modified to maintain the on state with a low threshold voltage, the current leakage can be minimized during the off state where no voltage is applied between the gate and the source.
Such a power supply device having the above described IC is designed to connect with a variety of electronic apparatuses which are different in the voltage requirement and thus includes a plurality of DC/DC converters (as disclosed in Japanese Unexamined Patent Publication Nos. 2003-61341, 2005-210884). The power supply device having the described IC may be arranged to detect the power efficiency of each of the DC/DC converters and when any DC/DC converter is found having its power efficiency lower than a predetermined setting level, cancel the action of the DC/DC converter (as disclosed in Japanese Unexamined Patent Publication No. 2003-333833).
A power supply device 100 shown in FIGS. 4 and 5 includes a plurality of DC/DC converters 120 to 140 and is connected to an external device 200. The power supply device 100 supplies the external device 200 with a source voltage VCC, gate voltages VBGP and VBGN to be supplied to the back gate of its MOS transistor, an input/output voltage VIO, and other voltages VXX. The power supply device 100 exchanges a variety of data carried on the control signal (IIC) with the external device 200. The external device 200 consists of one or more integrated circuits.
The power supply device 100 includes an interface controller 150 as shown in FIG. 5. The interface controller 150 is connected with a bus B1. The external device 200 includes such a NAND circuit 210 as shown in FIGS. 5 and 6. The DC/DC converters 120 to 140 in the power supply device 100 are arranged to modify the source voltage VCC to be supplied to the NAND circuit 210, the back gate voltage VBGP to be supplied to the back gates of the PMOS transistors FET10 and FET30 in the NAND circuit 210, and the back gate voltage VBGN to be supplied to the back gates of the NMOS transistors FET20 and FET40 in the NAND circuit 210 respectively. Denoted by X and Y in the drawings are input terminals to which a high level signal or a low level signal is supplied and denoted by Z is an output terminal.
For example, when its interface controller 150 receives an action command signal from an external device connected to the interface controller 150, the power supply device 100 instructs the register REG0 to store the action command signal. When the action command signal carries a stop command, the action of the DC/DC converters 120 to 140 is canceled. When the action command signal carries an action command, the DC/DC converters 120 to 140 are activated.
When its interface controller 150 receives a voltage operation signal for the source voltage VCC from an external device connected to the interface controller 150, the received voltage operation signal is stored in the register REG1 and an analog voltage signal (reference voltage) corresponding to the voltage operation signal is inputted via a D/A converter DAC1 to an error amplifier ERA1. Then, the power supply device 100 drives the error amplifier ERA1 to compare a feedback of the source voltage VCC with the reference voltage and thus controls so that the source voltage VCC is close to the reference voltage. Also, when its interface controller 150 receives voltage operation signals for the gate voltages VBGP and VBGN from an external device connected to the interface controller 150, the power supply device 100 instructs the error amplifiers ERA2 and ERA3 to modify the back gate voltages VBGP and VBGN, which are supplied to the back gates of the MOS transistors FET10 to FET40, to be close to their reference levels in the same manner as of the error amplifier ERA1 controlling the source voltage VCC to its reference level. Accordingly, the power supply device 100 allows the DC/DC converters 120 to 140 to modify the voltages VCC, VBGP, and VBGN to their respective optimum levels independently in response to the action command signals and the voltage operation signals received at its interface controller 150.
SUMMARY OF THE INVENTION
However, as the power supply device 100 enables to modify the voltages VCC, VBGP, and VBGN separately, its DC/DC converter 130 may control the voltage VBGP, which is supplied to the back gates of the PMOS transistors FET10 and FET30, to a level lower than the source voltage VCC. This will cause a large amount of current to flow from the sources to the back gates of the PMOS transistors FET10 and FET30, thus resulting in breakdown of the PMOS transistors FET10 and FET30.
The present invention has been developed in view of the above aspect and its object is to provide a control circuit for a power supply device, a power supply device, and a control method of the same, where the power supply device has a plurality of DC/DC converters provided for delivering voltage outputs while the mutual relationship of potential between the voltage outputs is maintained.
According to the first aspect of the present invention, there is provided a control circuit for a power supply device which outputs a plurality of direct current voltages different in a voltage level, comprising:
a voltage setting unit for determining the setting level of a second direct current voltage having a potential relation to the setting level of a first direct current voltage which is one of the plurality of the direct current voltages.
According to the control circuit for a power supply device of the first aspect and the power supply device of the second aspect, the second direct current voltage having a potential relationship with the setting level of the first direct current voltage is determined by the voltage setting unit. As the second direct current voltage is determined not separately of the setting level of the first direct current voltage, a plurality of the direct current voltages can be delivered while their mutual potential relationship is maintained.
According to the third aspect of the present invention, there is provided a control method of a power supply device which outputs a plurality of direct current voltages which are different in the voltage level, comprising the step of:
determining the setting level of a second direct current voltage which has a potential relation to the setting level of a first direct current voltage which is one of the plurality of the plurality of the different direct current voltages.
According to the method of controlling a power supply device of the third aspect, the second direct current voltage having a potential relationship with the setting level of the first direct current voltage is determined by the voltage setting unit. As the second direct current voltage is determined not separately of the setting level of the first direct current voltage, a plurality of the direct current voltages can be delivered while their mutual potential relationship is maintained.
The above and further objects and novel features of the invention will more fully appear from the following detailed description when the same is read in connection with the accompanying drawings. It is to be expressly understood, however, that the drawings are for the purpose of illustration only and are not intended as a definition of the limits of the invention.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a circuitry diagram of a power supply device according to a first embodiment of the present invention;
FIG. 2 is a circuitry diagram of a power supply device according to a second embodiment of the present invention;
FIG. 3 is a circuitry diagram of a power supply device according to a third embodiment of the present invention;
FIG. 4 is a block diagram showing the connection between a conventional power supply device and an external device;
FIG. 5 is a circuitry diagram of the conventional power supply device connected with a logic circuit in the external device; and
FIG. 6 is a circuitry diagram of the logic circuit.
 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS First Embodiment
A first embodiment of the present invention will be described with reference to FIG. 1. As shown in FIG. 1, a power supply device 10 of the first embodiment comprises a controller 20 and first to third DC/ DC converters 30, 40, and 50. The controller 20 includes an interface controller 21, four registers REG0 to REG3, an adder 22, and a register REG2′. The controller 20 corresponds to a control circuit according to the present invention.
The interface controller 21 is connected with a bus B1. The bus B1 is connected with an external device (for example, an electronic apparatus), which is not shown. Further, the interface controller 21 is connected to the four registers REG0, REG1, REG2, and REG3 respectively, as shown in FIG. 1.
The register REG0 is connected to the first DC/DC converter 30. The register REG0 is also connected to the second DC/DC converter 40 and the third DC/DC converter 50.
As shown in FIG. 1, the register REG1 is connected to a D/A converter DAC1 of the first DC/DCconverter 30. The register REG3 is connected to a D/A converter DAC3 of the third DC/DC converter 50.
The registers REG1 and REG2 are connected to the adder 22. The adder 22 is connected to the register REG2′. The register REG2′ is connected to a D/A converter DAC2 of the second DC/DC converter 40.
The first DC/DC converter 30 includes, as shown, a main switching transistor FET1, a sync side switching transistor FET2, a chalk coil L1, and a capacitor C1. The main switching transistor FET1 is connected at a drain to an input terminal (IN1), so that a direct current input voltage VIN is applied to the main switching transistor FET1 via the input terminal (IN1). A source of the main switching transistor FET1 is connected to a drain of the sync side switching transistor FET2. The source of the sync side switching transistor FET2 is connected to a ground. Further, both the source of the main switching transistor FET1 and the drain of the sync side switching transistor FET2 are connected to the chalk coil L1. The chalk coil L1 is connected to an output terminal (OUT1). The capacitor C1 is connected between the output terminal (OUT1) and the ground. The output terminal (OUT1) is connected to the source input terminal of a NAND circuit of an electronic apparatus as not shown.
The first DC/DC converter 30 further includes an error amplifier ERA1, a D/A converter DAC1, a triangle wave oscillator OSC1, and a PWM comparator PWM1. An inverting input terminal of an error amplifier ERA1 is connected to the output terminal (OUT1). Meanwhile, a non-inverted input terminal of the error amplifier ERA1 is connected with the D/A converter DAC1.
The triangle wave oscillator OSC1 outputs a triangle wave signal. The triangle wave signal oscillates within a range of a constant voltage level (for example, between 1.0 V and 2.0 V). The triangle wave oscillator OSC1 is composed of an OP amplifier, a resistor, and a capacitor, etc.
A PWM comparator PWM1 has a positive input terminal (+) and a negative input terminal (−). The positive input terminal (+) is connected with an output terminal (N1) of the error amplifier ERA1, while the negative input terminal (−) is connected with the triangle wave oscillator OSC1. Further, an output terminal (Q1) of the PWM comparator PWM1 is connected to a gate of the main switching transistor FET1 while an inverted output terminal (*Q1) to a gate of the sync side switching transistor FET2.
The second DC/DC converter 40 has a structure similar to that of the first DC/DC converter 30, except that a triangle wave oscillator is not provided. In the first embodiment as shown, the second DC/DC converter 40 can be constructed by replacing the error amplifier ERA1, the D/A converter DAC1, the PWM comparator PWM1, the main switching transistor FET1, the sync side switching transistor FET2, the chalk coil L1, and the capacitor C1 in the first DC/DC converter 30, in turn, with an error amplifier ERA2, the D/A converter DAC2, a PWM comparator PWM2, a main switching transistor FET3, a sync side switching transistor FET4, a chalk coil L2, and a capacitor C2 respectively.
A negative input terminal (−) of the PWM comparator PWM2 is connected to the triangle wave oscillator OSC1 of the first DC/DC converter 30. Denoted by N2, IN2, and OUT2 in FIG. 1 are an output terminal of the error amplifier ERA2, an input terminal of the second DC/DC converter 40, and an output terminal of the second DC/DC converter 40, respectively. An output terminal and an inverted output terminal of the PWM comparator PWM2 are denoted by Q2 and *Q2, respectively. The output terminal (OUT2) is connected to a back gate of a PMOS transistor composing the NAND circuit of an electronic apparatus as not shown, for example.
The third DC/DC converter 50 includes an NMOS transistor FET5, an NMOS transistor FET6, a chalk coil L3, and a capacitor C3. The NMOS transistor FET5 is connected at the drain to an input terminal (IN3) for receiving a direct current input voltage VIN. The source of the NMOS transistor FET5 is connected to the chalk coil L3 which is in turn connected to the ground.
The source of the NMOS transistor FET5 is connected to a drain of the NMOS transistor FET6. The source of the NMOS transistor FET6 is connected to an output terminal (OUT3). The capacitor C3 is connected between the output terminal (OUT3) and the ground. The output terminal (OUT3) is connected to the back gate of an NMOS transistor composing the NAND circuit of an electronic apparatus as not shown.
The third DC/DC converter 50 includes an error amplifier ERA3, the D/A converter DAC3, and a PWM comparator PWM3. An inverted input terminal of the error amplifier ERA3 is connected to the output terminal (OUT3). Meanwhile, a non-inverted input terminal of the error amplifier ERA3 is connected to the D/A converter DAC3.
A positive input terminal (+)of the PWM comparator PWM3 is connected to an output terminal (N3) of the error amplifier ERA3 and a negative input terminal (−) is connected to the triangle wave oscillator OSC1 of the first DC/DC converter 30. An output terminal (Q3) of the PWM comparator PWM3 is connected to the gate of the NMOS transistor FET5. An inverted output terminal (*Q3) of the PWM comparator PWM3 is connected to the gate of the NMOS transistor FET6.
A control method of the power supply device 10 will now be described. The interface controller 21 shown in FIG. 1 receives data on an operation condition of an electronic apparatus connected with the bus B1 and the like. The interface controller 21 outputs the received data to the registers REG0 to REG3 depending on contents of the received data.
The interface controller 21 outputs an action command signal ON/OFF to the register REG0. The action command signal ON/OFF is used for turning on and off the power supply devices of the DC/DC converters 30 to 50.
The register REG0, after storing information on an action/stop of the action command signal ON/OFF, outputs the signal ON/OFF to the power supply devices of the respective DC/DC converters 30 to 50. When the power supply devices of the DC/DC converters 30 to 50 receive the action command signal ON/OFF, they can be switched on or off for the action or the stop.
The interface controller 21 outputs a source voltage command signal S1 to the register REG1. The source voltage command signal S1 is used for modifying the source voltage VCC supplied to an optimum voltage level which is fed to an electronic apparatus (including the NAND circuit) connected with the output (OUT1) of the first DC/DC converter 30. The source voltage VCC corresponds to a first direct current voltage according to the present invention. The source voltage command signal S1 corresponds to a setting of the first direct current voltage according to the present invention.
The register REG1 stores the source voltage command signal S1 and then outputs the signal S1 to the D/A converter DAC1 of the first DC/DC converter 30. The D/A converter DAC1 outputs an analog voltage signal (a reference voltage) which is then received by the source voltage command signal S1 to the non-inverted input terminal of the error amplifier ERA1. Since the register REG1 stores the setting of the source voltage command signal S1 used for modifying the source voltage VCC (the first direct current voltage) to an optimum level, it corresponds to a first direct current voltage data storage according to the present invention.
The source voltage VCC is fed back to the inverted input terminal of the error amplifier ERA1, as shown. The error amplifier ERA1 compares the fed-back source voltage VCC with the reference voltage to output an error output voltage to the positive input terminal (+) of the PWM comparator PWM1.
The triangle wave signal is inputted to the negative input terminal (−) of the PWM comparator PWM1 by the triangle wave oscillator OSC1. The PWM comparator PWM1 compares the voltage level of the triangle wave signal with the error output voltage.
When the error output voltage is greater than the voltage level of the triangle wave signal, the PWM comparator PWM1 outputs a high level. PWM signal from the output terminal (Q1). Simultaneously, the PWM comparator PWM1 outputs a low level inverted PWM signal from the inverted output terminal (*Q1). Meanwhile, when the error output voltage level is smaller than the voltage level of the triangle wave signal, the PWM comparator PWM1 outputs a low level PWM signal from the output terminal (Q1). Simultaneously, the PWM comparator PWM1 outputs a high level inverted PWM signal from the inverted output terminal (*Q1).
The PWM signal is inputted to the gate of the main switching transistor FET1. The main switching transistor FET1 is turned on when the PWM signal is at its high level and turned off when at its low level. The inverted PWM signal is inputted to the gate of the sync side switching transistor FET2. The sync side switching transistor FET2 is turned off when the inverted PWM signal is at its low level and turned on when at its high level. By repeating the shift of the PWM signal between the high level and the low level and the shift of the inverted PWM signal between the high level and the low level, such that the source voltage VCC is adjusted to its optimum voltage level, and is then supplied via the output terminal (OUT1) to the electronic apparatus (including the NAND circuit).
Also, the interface controller 21 outputs an offset voltage command signal S2 to the register REG2. The offset voltage command signal S2 is used for modifying the voltage VBGP, which is supplied to the back gate of the PMOS transistor composing the NAND circuit, to a level which is greater than the source voltage VCC. In the present embodiment, for example, the interface controller 21 determines a difference setting value (offset voltage) between the optimum setting of the source voltage VCC and the optimum setting of the gate voltage VBGP based on the input data supplied along the bus B1 from the external electronic apparatus. Alternatively, the difference setting value (offset voltage) can be determined with an external controller or the like (not shown) provided separately of the power supply device 10. As the gate voltage VBGP is set greater than the source voltage VCC in response to the offset voltage command signal S2, it corresponds to a second direct current voltage according to the present invention. The offset voltage command signal S2 is equivalent to a setting of the second direct current voltage according to the present invention.
The register REG2 stores the offset voltage command signal S2 and then outputs the signal S2 to the adder 22. Since the register REG2 stores the offset voltage command signal S2 which determines the difference setting between the setting of the source voltage VCC (the setting of the first direct current voltage) and the setting of the gate voltage VBGP (the setting of the second direct current voltage), it corresponds to a different voltage data storage according to the present invention.
The source voltage command signal S1 is inputted to the adder 22, as shown. The adder 22 adds the offset voltage command signal S2 (the offset voltage) to the source voltage command signal S1 to output a sum signal S3 which is then outputted to the register REG2′. The sum signal S3, obtained by adding the source voltage command signal S1 and the offset voltage command signal S2, is used for determining the gate voltage VBGP (the second direct current voltage). Since the adder 22 adds the source voltage command signal S1 used for determining the source voltage VCC (the first direct current voltage) and the offset voltage command signal S2 used for determining the setting difference to output the sum signal S3 which determines the gate voltage VBGP (the second direct current voltage), it corresponds to an adder according to the present invention.
The register REG2′ stores the sum signal S3 and then outputs the sum signal S3 to the D/A converter DAC2 of the second DC/DC converter 40. The D/A converter DAC2 outputs an analog voltage signal (a reference voltage) corresponding to the sum signal S3 to the non-inverted input terminal of the error amplifier ERA2. As the register REG2′ stores the sum signal S3 which determines the gate voltage VBGP (the second direct current voltage), it corresponds to a sum direct current voltage data storage according to the present invention.
The gate voltage VBGP is fed back to the inverted input terminal of the error amplifier ERA2, as shown. The error amplifier ERA2 compares the gate voltage VBGP with the reference voltage to output an error output voltage to the positive input terminal (+) of the PWM comparator PWM2.
The triangle wave signal is inputted to the negative input terminal (−) of the PWM comparator PWM2 by the triangle wave signal from the triangle wave oscillator OSC1 in the first DC/DC converter 30. The PWM comparator PWM2, like the PWM comparator PWM1, outputs the PWM signal and the inverted PWM signal to the gate of the main switching transistor FET3 and the gate of the sync side switching transistor FET4, respectively. Similar to the above-mentioned control method of the source voltage VCC, the PWM signal is repeatedly shifted between the high level and the low level while the inverted PWM signal is repeated shifted between the low level and the high level, whereby the gate voltage VBGP can be controlled to a level greater than the source voltage VCC. The gate voltage VBGP is supplied via the output terminal (OUT2) to the back gate of the PMOS transistor composing the NAND circuit.
The interface controller 21 also outputs a back gate voltage command signal S4 to the register REG3. The back gate voltage command signal S4 is used for determining a gate voltage VBGN which is supplied to the back gate of the NMOS transistor composing the NAND circuit.
The register REG3 stores the back gate voltage command signal S4 and then outputs the signal S4 to the D/A converter DAC3 in the third DC/DC converter 50. The D/A converter DAC3 outputs an analog voltage signal (a reference voltage) corresponding to the back gate voltage command signal S4 to the non-inverted input terminal of the error amplifier ERA3.
The gate voltage VBGN is fed back to the inverted input terminal of the error amplifier ERA3, as shown. The error amplifier ERA3 compares the fed-back gate voltage VBGN with the reference voltage to output an error output voltage to the positive input terminal (+) of the PWM comparator PWM3.
The triangle wave signal is inputted to the negative input terminal (−) of the PWM comparator PWM3 by the triangle wave oscillator OSC1 in the first DC/DC converter 30. The PWM comparator PWM3 like the PWM comparators PWM1 and PWM2 outputs the PWM signal and the inverted PWM signal to the gate of the NMOS transistor FET5 and the gate of the NMOS transistor FET6, respectively. Since the PWM signal is repeatedly shifted between the high level and the low level while the inverted PWM signal is repeated shifted between the low level and the high level, the gate voltage VBGN remains at an optimum voltage level and thus the gate voltage VBGN is supplied via the output terminal (OUT3) to the backgate of the NMOS transistor composing the NAND circuit.
Effect of the First Embodiment
In the power supply device 10 and the control circuit thereof 20 of the first embodiment, the adder 22 adds an offset between the setting of the source voltage VCC and the setting of the gate voltage VBGP to the setting of the source voltage VCC thus to output the sum signal S3 which determines the gate voltage VBGP. This allows the sum signal S3 to remain greater than the setting of the source voltage VCC, hence protecting the PMOS transistor of the NAND circuit from being damaged by an excessive amount of current.
According to the control method of the power supply device 10 of the first embodiment, the offset between the setting of the source voltage VCC and the setting of the gate voltage VBGP is added to the setting of the source voltage VCC so that the sum signal S3 which determines the gate voltage VBGP is outputted. This allows the sum signal S3 to remain greater than the setting of the source voltage VCC, hence protecting the PMOS transistor of the NAND circuit from being damaged by an excessive amount of current.
In the power supply device 10 and the control circuit thereof 20 of the present embodiment, the resistor REG1 stores the source voltage command signal S1 used for determining the source voltage VCC and the resistor REG2 stores the offset voltage command signal S2 used for determining a difference between the source voltage VCC and the gate voltage VBGP. Accordingly, even if the adder 22 connected to the two registers REG1 and REG2 executes processing, the resisters REG1 and REG2 can temporarily store the source voltage command signal S1 and the offset voltage command signal S2, respectively. Also, if the interface controller 21 outputs its command signals S1 and S2 once, the respective signals S1 and S2 are stored in the registers REG1 and REG2. Consequently, the interface controller 21 need not output the two command signals S1 and S2 continuously to the resisters REG1 and REG2 respectively, so that the signals S1 and S2 will be stored in the registers REG1 and REG2.
In the power supply device 10 and the control circuit thereof 20 of the present embodiment, the register REG2′ stores the sum signal S3 outputted by the adder 22. The sum signal S3 is used for determining the gate voltage VBGP (the second direct current voltage). The resister REG2′ can store the sum signals S3 in a succession.
Second Embodiment
A second embodiment of the present invention will be described with reference to FIG. 2. A power supply device 10A of the second embodiment comprises, as shown, a controller 20A, first to third DC/ DC converters 30, 40, and 50. The controller 20A includes an interface controller 21A, four registers REG0, REG1, REG3, and REG4, a comparator 1, a selector switch circuit MPX1, and a register REG4′. Like components are denoted by like numerals as those of the components of the power supply device 10 of the first embodiment and will be explained in no more detail.
The two registers REG1 and REG4 are connected to the comparator 1 and the selector switch circuit MPX1, as shown. The comparator 1 is connected to the selector switch circuit MPX1 and the interface controller 21A. The selector switch circuit MPX1 is connected to the register REG4′. The register REG4′ is connected to a D/A converter DAC2 in the second DC/DC converter 40.
Next, the method of controlling the power supply device 10A will be explained. The same control method of the power supply device 10 will not be explained. The interface controller 21A outputs a source voltage command signal S1 as equal to that of the power supply device 10 of the first embodiment to the register REG1. The interface controller 21A also outputs a back gate voltage command signal S6 to the register REG4.
The register REG1 stores the source voltage command signal S1 and outputs the signal S1 to the comparator 1. The register REG4 stores the back gate voltage command signal S6 and outputs the signal S6 to the comparator 1. As the register REG4 stores the back gate voltage command signal S6 which determines the setting of a voltage VBGP (another direct current voltage), it corresponds a direct current data storage according to the present invention.
The comparator 1 compares the source voltage command signal S1 with the back gate voltage command signal S6. When the back gate voltage command signal S6 is smaller than the source voltage command signal S1, the comparator 1 outputs a switch activating signal S7 to the selector switch circuit MPX1. Upon receipt of the switch activating signal S7, the selector switch circuit MPX1 outputs the source voltage command signal S1 to the register REG4′. Since the comparator 1 compares between the source voltage command signal S1 (a setting of the first direct current) and the back gate voltage command signal S6 (a setting of another direct current voltage) and judges whether or not one of the two voltages is greater than the other, it corresponds to a comparator according to the present invention.
The comparator 1 outputs an alarm signal ALARM with the switch activating signal S7 to the interface controller 21A. The interface controller 21A receives and outputs the alarm signal ALARM via a bus B1 to the above electronic apparatus. The alarm signal ALARM is provided for notifying the electronic apparatus that the setting of the voltage VBGP transferred to the interface controller 21A is smaller than that of the source voltage VCC.
In the meanwhile, if the back gate voltage command signal S6 is equal to or greater than the source voltage command signal S1, the comparator 1 outputs not the alarm signal ALARM but the switch activating signal S7. Upon receipt of the switch activating signal S7, the selector switch circuit MPX1 outputs the back gate voltage command signal S6 to the register REG4′. As the selector switch circuit MPX1 is arranged responsive to the switch activating signal S7 for selecting and outputting either the source voltage command signal S or the back gate voltage command signal S6, it corresponds a selector according to the present invention.
The register REG4′ stores either the source voltage command signal S1 or the back gate voltage command signal S6 and outputs the signal S1 or the signal S6 to a D/A converter DAC2 of the second DC/DC converter 40. The second DC/DC converter 40 operates in the same way as the second DC/DC converter 40 of the first embodiment for controlling the gate voltage VBGP to a level which is equal to or greater than the source voltage VCC.
As the register REG4′ stores the setting of the second direct current voltage to be outputted from the selector switch circuit MPX1 (namely the source voltage command signal S1 or the back gate voltage command signal S6), it corresponds to a selected direct current voltage data storage according to the present invention.
Effect of the Second Embodiment
In the power supply device 10A and the control circuit thereof 20A of the second embodiment, the selector switch circuit MPX1 selects as the setting of the gate voltage VBGP the higher setting of the source voltage command signal S1 and the back gate voltage command signal S6, based on the comparison result of a magnitude correlation between the source voltage command signal S1 and the back gate voltage command signal S6. Accordingly, the gate voltage VBGP can remain equal to or higher than the source voltage.
According to the control method of the power supply device 10A of the second embodiment, either the source voltage command signal S1 or the back gate voltage command signal S6, whichever is higher in the voltage level is selected as the setting of the gate voltage VBGP. Accordingly, the gate voltage VBGP can remain equal to or higher than the source voltage.
In the power supply device 10A and the control circuit thereof 20A of the present embodiment, the resistor REG1 stores the source voltage command signal S1 provided for determining the source voltage VCC and the resistor REG4 stores the back gate voltage command signal S6 used for determining the gate voltage VBGP (the another direct current voltage). Accordingly, even if the comparator 1 connected to the two registers REG1 and REG4 execute processing, the resisters REG1 and REG4 can temporarily store the source voltage command signal S1 and the back gate voltage command signal S6 respectively. Also, as the command signals S1 and S6 are outputted to the respective registers REG1 and REG4 once by the interface controller 21A, the respective signals S1 and S6 are stored in the registers REG1 and REG4. Thus, the interface controller 21A need not to repeat the two command signals S1 and S6 continuously to the resisters REG1 and REG4 respectively, so that the respective signals S1 and S6 will be stored in the registers REG1 and REG4.
In the power supply device 10A and the control circuit thereof 20A of the present embodiment, the register REG4′ stores either the source voltage command signal S1 or the back gate voltage command signal S6 outputted from the selector switch circuit MPX1. Both the command signals S1 and S6 are used for determining the gate voltage VBGP (the second direct current voltage). The resister REG4′ can store either the signals S1 or S6 in a succession.
Third Embodiment
A third embodiment of the present invention will be described with reference to FIG. 3. A power supply device 10B of Embodiment 3 comprises, as shown, a controller 20B, and first to third DC/ DC converters 30, 40, and 50. The controller 20B includes an interface controller 21B, four registers REG0, REG1, REG3, and REG4, comparators 1 and 2, selector switch circuits MPX1 and MPX2, and registers REG3′ and REG4′. Like components are denoted by the same numerals as those of the components of the power supply device 10 of the first embodiment or the power supply device 10A of the second embodiment and will be explained in no more detail.
The register REG1 is connected, as shown, to the two comparators 1 and 2. A zero voltage signal S8 is inputted to the comparator 2. The comparator 2 is connected to the selector switch circuit MPX2. The zero voltage signal S8 is inputted to the selector switch circuit MPX2 like the comparator 2. The selector switch circuit MPX2 is connected to the register REG3. The selector switch circuit MPX2 is also connected to the register REG3′.
The control method of the power supply device 10B will be explained, excluding the control methods equal to that of the power supply device 10 or 10A. The register REG1 stores a source voltage command signal S1 and then outputs the same to the two comparators 1 and 2.
The comparator 2 compares the source voltage command signal S1 and the zero voltage signal S8. The zero voltage signal S8 has data about the voltage setting (specifically data of turning the setting to zero in this embodiment). When the source voltage command signal S1 is equal to the zero voltage signal S8, the comparator 2 outputs a switch activating signal S9 to the selector switch circuit MPX2. As the comparator 2 compares the source voltage command signal S1 (the first direct current voltage) and the zero voltage signal S8 (the setting of another direct current voltage) for determining which one of the two voltages is higher than the other, it corresponds to a comparator according to the present invention.
As shown, a back gate voltage command signal S4 along with the zero voltage signal S8 are inputted to the selector switch circuit MPX2. Upon receipt of the switch activating signal S9, the selector switch circuit MPX2 outputs the zero voltage signal S8 to the register REG3′.
The comparator 2 also outputs an alarm signal ALARM in addition to the switch activating signal S9 to the interface controller 21B. Upon receipt of the alarm signal ALARM, the interface controller 21B outputs the alarm signal ALARM via a bus B1 to the above external electronic apparatus. The alarm signal ALARM is provided for notifying the electronic apparatus that that the voltage VBGN transferred to the interface controller 21B is greater than that of the source voltage VCC.
In the meanwhile, when the source voltage command signal S1 is not equal to the zero voltage signal S8, the comparator 2 outputs not the alarm signal ALARM but the switch activating signal S9. Upon receipt of the switch activating signal S9, the selector switch circuit MPX2 outputs the back gate voltage command signal S4 to the register REG3′. As the selector switch circuit MPX2 switches based on the switch activating signal S9 and selects and outputs either the zero voltage signal S8 or the back gate voltage command signal S4, it corresponds to a selector according to the present invention.
The register REG3′ stores either the zero voltage signal S8 or the back gate voltage command signal S4 and then outputs the signal S8 or signal S4 to a D/A converter DAC3 of the third DC/DC converter 50. Since the register REG3′ stores the setting of the second direct current voltage (namely the zero voltage signal S8 or the back gate voltage command signal S4 in this embodiment) to be outputted from the selector switch circuit MPX2, it corresponds to a selected direct current voltage data storage according to the present invention.
In the third DC/DC converter 50, the PWM comparator PWM3 compares an error voltage output of the error amplifier ERA3 with the voltage of a triangle wave signal and outputs its resultant PWM signal or inverted PWM signal to the gate of the NMOS transistor FET5 and the gate of the NMOS transistor FET6. Since the PWM signal is repeatedly shifted between the high level and the low level and the inverted PWM signal is repeatedly shifted between the low level and the high level, the voltage VBGN can be controlled to zero or a desired level.
Effect of the Third Embodiment
In the power supply device 10B and the control circuit thereof 20B of the third embodiment, the selector switch circuit MPX2 selects the zero voltage signal S8 as the setting of the voltage VBGN when the comparator 2 compares the two command signals for correlation in the magnitude and judges that the source voltage command signal S1 is equal to the zero voltage signal S8. Accordingly, when the source voltage command signal S1 is zero, the setting of voltage VBGN can remain at zero.
According to the control method of the power supply device 10B of the third embodiment, the zero voltage signal S8 is selected as the setting of the voltage VBGN when it is judged from the comparison in the magnitude between the source voltage command signal S1 and the zero voltage signal S8 that the source voltage command signal S1 is equal to the zero voltage signal S8. Accordingly, when the source voltage command signal S1 is zero, the setting of the voltage VBGN can remain at zero.
In the power supply device 10B and the control circuit thereof 20B of the present embodiment, the register REG3′ stores either the zero voltage signal S8 outputted from the selector switch circuit MPX2 or the back gate voltage command signal S4. Both the command signals S8 and S4 are used for determining the gate voltage VBGN (the second direct current voltage). The resister REG3′ can store either the signals S8 or S4 in a succession.
The present invention is not limited to the first to third embodiments but maybe implemented by any modification partially modified in the arrangement without departing from the scope of the present invention. For example, the power supply device of the present invention may include an extra adder in addition to the adder 22 (see FIG. 1). More particularly, the adder 22 is connected to the register REG2′ (FIG. 1) which is then connected with the other adder. The extra adder may also be connected to a resistor which stores the offset voltage command signal similar to that of the first embodiment. This allows the adder 22 to input the sum signal S3 (FIG. 1) via the register REG2′to the other adder 22 and the other adder to add the offset voltage command signal to the sum signal S3 so as to output another sum signal for determining a desired setting of the direct current voltage. Since the extra adder outputs the sum signal used for determining a desired setting of the direct current voltage from the sum signal S3 outputted by the adder 22, it needs to have no more setting of the direct current voltage than that of the adder 22. The control method of such a modified power source includes determining a desired output of the direct current voltage from the sum signal S3, hence providing no more setting of the direct current voltage than the sum signal S3.
The power supply device of the embodiment may have two or more adders 22 connected in multiple stages so that the sum signal from the adder at the preceding stage is received by the adder at the succeeding stage. This allows the adder at the succeeding stage to produce from the sum signal determined by the adder at the preceding stage another sum signal for determining a desired setting of the direct current voltage. Accordingly, the adder at the succeeding stage needs to produce no more setting of the direct current voltage than that of the adder at the preceding stage.
In the first to third embodiments of the present invention, the voltage command signals S1 to S4, S6, and S8 is not limited to digital codes proportional to the voltage but may be digital codes indicative of the voltage but not proportional to the voltage. Each of the voltage command signals S1 to S4, S6, and S8 may also be a combination of a digital code indicative of the signal type (particularly the voltage command signal in the embodiments) and a digital code indicative of the voltage but not proportional to the voltage. The control circuits 20, 20A, and 20B in their respective power sources 10, 10A, and 10B of the first, second and third embodiments respectively may be implemented in the form of a single semiconductor chip or an assembly of semiconductor chips. The power supply devices 10, 10A, and 10B may be implemented in the form of a single semiconductor chip or an assembly of semiconductor chips. The power supply device 10 and its control circuit 20 may be implemented in modules. The electronic apparatus may include a power supply device equipped with a control circuit and DC/DC converters.
The control circuit for a power supply device, the power supply device, and the method of controlling the same according to the present invention are arranged in which the second direct current voltage is determined in potential relation with the setting level of the first direct current voltage. As the second direct current voltage is determined not separately of the setting level of the first direct current voltage, a plurality of the direct current voltages can be delivered while their mutual potential relationship is maintained.

Claims (10)

1. A control circuit for a power supply device which outputs a plurality of direct current voltages different in a voltage level, comprising:
a voltage setting unit to determine a setting level of a second direct current voltage so as to maintain a specified difference in potential between a voltage level of the second direct current voltage and a voltage level of a first direct current voltage which is one of the plurality of the direct current voltages,
wherein the voltage setting unit includes an adder to add a setting level of the first direct current voltage with a difference between the setting level of the first direct current voltage and the setting level of the second direct current voltage.
2. The control circuit for a power supply device according to claim 1, comprising:
a first direct current voltage data storage to store data of the setting level of the first direct current voltage; and
a voltage difference data storage to store data of the difference between the setting levels.
3. The control circuit for a power supply device according to claim 1, comprising:
a sum direct current voltage data storage to store data of the setting level of the second direct current voltage determined by the adder of the voltage setting unit.
4. The control circuit for a power supply device according to claim 1, wherein
a plurality of the voltage setting units are provided and connected so that the setting level of the second direct current voltage determined by one of the plurality of the voltage setting units is delivered as the setting level of the first direct current voltage in another voltage setting unit which is different from the one of the plurality of the voltage setting units.
5. A power supply device for outputting a plurality of direct current voltages which are different in the voltage level, comprising:
a voltage setting unit to determine a setting level of a second direct current voltage so as to maintain a specified difference in potential between a voltage level of the second direct current voltage and a voltage level of a first direct current voltage which is one of the plurality of the direct current voltages,
wherein the voltage setting unit includes an adder to add a setting level of the first direct current voltage with a difference between the setting level of the first direct current voltage and the setting level of the second direct current voltage.
6. The power supply device according to claim 5, comprising:
a first direct current voltage data storage to store data of the setting level of the first direct current voltage; and
a voltage difference data storage to store data of the difference between the setting levels.
7. The control circuit for a power supply device according to claim 5, further comprising:
a sum direct current voltage data storage to store data of the setting level of the second direct current voltage determined by the adder of the voltage setting unit.
8. The power supply device according to claim 5, wherein
a plurality of the voltage setting units are provided and connected so that the setting level of the second direct current voltage determined by one of the plurality of the voltage setting units is delivered as the setting level of the first direct current voltage in another voltage setting unit which is different from the one of the plurality of the voltage setting units.
9. A control method of a power supply device which outputs a plurality of direct current voltages which are different in the voltage level, comprising:
determining a setting level of a second direct current voltage so as to maintain a specified difference in potential between a voltage level of the second direct current voltage and a voltage level of a first direct current voltage which is one of the plurality of the direct current voltages,
wherein the determining includes adding a setting level of the first direct current voltage with a difference between the setting level of the first direct current voltage and the setting level of the second direct current voltage.
10. The control method of a power supply device according to claim 9, comprising:
when a plurality of setting levels of the second direct current voltage are set, setting one of the plurality of the setting levels of the second direct current voltage as the setting level of the first direct current voltage having a potential relation to setting level of the another one of the second direct current voltages.
US11/446,140 2006-02-22 2006-06-05 Power source control circuit, power supply device, and control method for the same Active 2026-11-07 US7719136B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2006-045956 2006-02-22
JP2006045956A JP4876624B2 (en) 2006-02-22 2006-02-22 Power supply device control circuit, power supply device and control method therefor

Publications (2)

Publication Number Publication Date
US20070205662A1 US20070205662A1 (en) 2007-09-06
US7719136B2 true US7719136B2 (en) 2010-05-18

Family

ID=38470868

Family Applications (1)

Application Number Title Priority Date Filing Date
US11/446,140 Active 2026-11-07 US7719136B2 (en) 2006-02-22 2006-06-05 Power source control circuit, power supply device, and control method for the same

Country Status (5)

Country Link
US (1) US7719136B2 (en)
JP (1) JP4876624B2 (en)
KR (1) KR100806157B1 (en)
CN (1) CN101026334B (en)
TW (1) TWI335713B (en)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4328290B2 (en) * 2004-12-28 2009-09-09 富士通マイクロエレクトロニクス株式会社 Power supply circuit, semiconductor integrated circuit device, electronic apparatus, and control method for power supply circuit
JP5023731B2 (en) * 2007-02-16 2012-09-12 富士通セミコンダクター株式会社 Power supply circuit, power supply control circuit, and power supply control method
JP2010045944A (en) * 2008-08-18 2010-02-25 Rohm Co Ltd Power supply apparatus
JP5297116B2 (en) * 2008-08-18 2013-09-25 ローム株式会社 Booster circuit and power supply device using the same
TWI411215B (en) * 2008-12-04 2013-10-01 Leadtrend Tech Corp Control methods and integrated circuits for controlling power supply
WO2011080841A1 (en) 2009-12-28 2011-07-07 富士通株式会社 Power-source control device and power-source control method
CN106451746A (en) * 2016-10-18 2017-02-22 广西电网有限责任公司电力科学研究院 Outdoor tester power supply method
CN115202425B (en) * 2022-09-15 2022-11-22 成都市易冲半导体有限公司 IO (input/output) design circuit and method for detecting ultra-low power supply voltage of serial communication bus

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5808879A (en) 1996-12-26 1998-09-15 Philips Electronics North America Corporatin Half-bridge zero-voltage-switched PWM flyback DC/DC converter
US6018233A (en) 1997-06-30 2000-01-25 Sundstrand Corporation Redundant starting/generating system
US6037752A (en) 1997-06-30 2000-03-14 Hamilton Sundstrand Corporation Fault tolerant starting/generating system
US6144327A (en) 1996-08-15 2000-11-07 Intellectual Property Development Associates Of Connecticut, Inc. Programmably interconnected programmable devices
US20030009702A1 (en) 2001-07-05 2003-01-09 Park Sung Jin Power supply for central processing unit
JP2003061341A (en) 2001-08-13 2003-02-28 Sony Corp Electric power unit
JP2003333833A (en) 2002-05-14 2003-11-21 Fuji Photo Film Co Ltd Power supply controller
US6768225B2 (en) 2001-08-30 2004-07-27 Digipower Manufacturing Inc. Multiple power sources control system
JP2005210884A (en) 2003-12-22 2005-08-04 Rohm Co Ltd Power supply drive device
US7105947B1 (en) * 2003-05-21 2006-09-12 Cisco Technology, Inc. Method and system for voltage tracking and sequencing in a power supply
US7166933B2 (en) * 2002-10-21 2007-01-23 Nec Corporation Submarine power feeding branching device for submarine power feeding system having submarine feeding cables arranged in mesh pattern
US7345378B2 (en) * 2004-12-07 2008-03-18 Intersil Americas Inc. Power supply circuit containing multiple DC—DC converters having programmable output current capabilities

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61294415A (en) * 1985-06-24 1986-12-25 Toshiba Corp Power source circuit
JP2001326327A (en) * 2000-05-12 2001-11-22 Mitsubishi Electric Corp Semiconductor integrated circuit
JP2004110750A (en) * 2002-09-20 2004-04-08 Toshiba Microelectronics Corp Regulator circuit and semiconductor integrated circuit

Patent Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6144327A (en) 1996-08-15 2000-11-07 Intellectual Property Development Associates Of Connecticut, Inc. Programmably interconnected programmable devices
US5808879A (en) 1996-12-26 1998-09-15 Philips Electronics North America Corporatin Half-bridge zero-voltage-switched PWM flyback DC/DC converter
US6018233A (en) 1997-06-30 2000-01-25 Sundstrand Corporation Redundant starting/generating system
US6037752A (en) 1997-06-30 2000-03-14 Hamilton Sundstrand Corporation Fault tolerant starting/generating system
US20030009702A1 (en) 2001-07-05 2003-01-09 Park Sung Jin Power supply for central processing unit
CN1396509A (en) 2001-07-05 2003-02-12 Lg电子株式会社 Power supply of central processing unit
JP2003061341A (en) 2001-08-13 2003-02-28 Sony Corp Electric power unit
US6693414B2 (en) * 2001-08-13 2004-02-17 Sony Corporation Power supply apparatus
US6768225B2 (en) 2001-08-30 2004-07-27 Digipower Manufacturing Inc. Multiple power sources control system
JP2003333833A (en) 2002-05-14 2003-11-21 Fuji Photo Film Co Ltd Power supply controller
US7166933B2 (en) * 2002-10-21 2007-01-23 Nec Corporation Submarine power feeding branching device for submarine power feeding system having submarine feeding cables arranged in mesh pattern
US7105947B1 (en) * 2003-05-21 2006-09-12 Cisco Technology, Inc. Method and system for voltage tracking and sequencing in a power supply
JP2005210884A (en) 2003-12-22 2005-08-04 Rohm Co Ltd Power supply drive device
US7345378B2 (en) * 2004-12-07 2008-03-18 Intersil Americas Inc. Power supply circuit containing multiple DC—DC converters having programmable output current capabilities

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
"Chinese Office Action" [Partial English Translation], Chinese Patent Application No. 200610087186.4, dated Oct. 10, 2008.
Taiwanese Search Report (and partial English-language Translation) dated Mar. 21, 2009 regarding Taiwanese App. No. 095118229.

Also Published As

Publication number Publication date
TWI335713B (en) 2011-01-01
US20070205662A1 (en) 2007-09-06
JP4876624B2 (en) 2012-02-15
KR100806157B1 (en) 2008-02-22
KR20070085001A (en) 2007-08-27
TW200733531A (en) 2007-09-01
JP2007228702A (en) 2007-09-06
CN101026334A (en) 2007-08-29
CN101026334B (en) 2013-05-22

Similar Documents

Publication Publication Date Title
US7719136B2 (en) Power source control circuit, power supply device, and control method for the same
US8866341B2 (en) Voltage regulator
US7781909B2 (en) Control circuit of power supply, power supply and control method thereof
US6400209B1 (en) Switch circuit with back gate voltage control and series regulator
US20070201294A1 (en) Control circuit for power supply device, power supply device, and control method thereof
US8319560B2 (en) Switched active bias control and power-on sequencing circuit for an amplifier
JPWO2006016456A1 (en) Circuit protection method, protection circuit and power supply device using the same
US8031888B2 (en) Electronic apparatus having audio output units
US10756728B2 (en) Insulated gate device drive apparatus
US7176663B2 (en) Control circuit for DC/DC converter
US20090224804A1 (en) Detecting circuit and electronic apparatus using detecting circuit
US7782075B2 (en) Electronic device, load fluctuation compensation circuit, power supply, and test apparatus
US7715263B2 (en) Semiconductor memory device
US8583950B2 (en) Power supply circuit for a CPU
US8058854B2 (en) Drive circuit
US8471624B2 (en) Method for controlling the supply voltage for an integrated circuit and an apparatus with a voltage regulation module and an integrated circuit
US5977817A (en) Current biased mode control circuit
US11454998B2 (en) Power control semiconductor device and variable output voltage power supply
JPWO2012137670A1 (en) Load current detection circuit
KR100571637B1 (en) Supply voltage supply in delay locked loop
JP4149151B2 (en) I / O buffer circuit
JP5294690B2 (en) Withstand voltage protection circuit and control circuit for inverting charge pump using the same
JP5170285B2 (en) Power supply device control circuit, power supply device and control method therefor
JP2003234624A (en) Drive circuit
JP2004206213A (en) Clock output circuit

Legal Events

Date Code Title Description
AS Assignment

Owner name: FUJITSU LIMITED,JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NAKAMURA, TORU;OZAWA, HIDEKIYO;SIGNING DATES FROM 20060424 TO 20060426;REEL/FRAME:017941/0887

Owner name: FUJITSU LIMITED, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NAKAMURA, TORU;OZAWA, HIDEKIYO;REEL/FRAME:017941/0887;SIGNING DATES FROM 20060424 TO 20060426

AS Assignment

Owner name: FUJITSU MICROELECTRONICS LIMITED, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:021977/0219

Effective date: 20081104

Owner name: FUJITSU MICROELECTRONICS LIMITED,JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:021977/0219

Effective date: 20081104

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: FUJITSU SEMICONDUCTOR LIMITED, JAPAN

Free format text: CHANGE OF NAME;ASSIGNOR:FUJITSU MICROELECTRONICS LIMITED;REEL/FRAME:025046/0478

Effective date: 20100401

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

AS Assignment

Owner name: SPANSION LLC, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU SEMICONDUCTOR LIMITED;REEL/FRAME:031205/0461

Effective date: 20130829

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., NEW YORK

Free format text: SECURITY INTEREST;ASSIGNORS:CYPRESS SEMICONDUCTOR CORPORATION;SPANSION LLC;REEL/FRAME:035240/0429

Effective date: 20150312

AS Assignment

Owner name: CYPRESS SEMICONDUCTOR CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SPANSION, LLC;REEL/FRAME:036043/0013

Effective date: 20150601

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552)

Year of fee payment: 8

AS Assignment

Owner name: SPANSION LLC, CALIFORNIA

Free format text: PARTIAL RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:MUFG UNION BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:050500/0112

Effective date: 20190925

Owner name: CYPRESS SEMICONDUCTOR CORPORATION, CALIFORNIA

Free format text: PARTIAL RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:MUFG UNION BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:050500/0112

Effective date: 20190925

AS Assignment

Owner name: MONTEREY RESEARCH, LLC, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CYPRESS SEMICONDUCTOR CORPORATION;REEL/FRAME:050829/0230

Effective date: 20190925

AS Assignment

Owner name: MUFG UNION BANK, N.A., CALIFORNIA

Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN INTELLECTUAL PROPERTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:050896/0366

Effective date: 20190731

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., NEW YORK

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST;ASSIGNORS:CYPRESS SEMICONDUCTOR CORPORATION;SPANSION LLC;REEL/FRAME:058002/0470

Effective date: 20150312

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12