[go: up one dir, main page]

US6586324B2 - Method of forming interconnects - Google Patents

Method of forming interconnects Download PDF

Info

Publication number
US6586324B2
US6586324B2 US10/057,085 US5708502A US6586324B2 US 6586324 B2 US6586324 B2 US 6586324B2 US 5708502 A US5708502 A US 5708502A US 6586324 B2 US6586324 B2 US 6586324B2
Authority
US
United States
Prior art keywords
layer
silicon nitride
nitride liner
forming
masking layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US10/057,085
Other versions
US20030082899A1 (en
Inventor
Tse-Yao Huang
Chih-Ching Lin
Yu-Chi Sun
Chang Rong Wu
Shing-Yih Shih
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nanya Technology Corp
Original Assignee
Nanya Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nanya Technology Corp filed Critical Nanya Technology Corp
Assigned to NANYA TECHNOLOGY CORPORATION reassignment NANYA TECHNOLOGY CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HUANG, TSE-YAO, LIN, CHIH-CHING, SHIH, SHING-YIH, SUN, YU-CHI, WU, CHANG RONG
Publication of US20030082899A1 publication Critical patent/US20030082899A1/en
Application granted granted Critical
Publication of US6586324B2 publication Critical patent/US6586324B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76837—Filling up the space between adjacent conductive structures; Gap-filling properties of dielectrics
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H01L21/76834—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors

Definitions

  • the present invention relates to the manufacture of semiconductor devices, more particularly to a method of forming interconnects to reduce the aspect ratio of an opening and improve gap fill capability during the subsequent deposition of an insulating layer.
  • CMOS complementary metal-oxide-semiconductor
  • etching process to form the interconnect requires that precisely defined regions of metal be exposed to etchants in order to selectively remove material from those regions.
  • the patterns that define the regions are typically created using lithographic processes. For instance, a layer of photoresist is spin-coated onto a substrate, and the resist layer is selectively exposed to a form of radiation, such as ultraviolet light, electrons, or x-rays.
  • An exposure tool and mask, or data tape in electron beam lithography, are used to effect the desired selective exposure. Openings in the resist corresponding to the selective exposure are formed in a subsequent development step. Next, an etching step is applied, and the regions of the substrate exposed by the openings are removed. The etching provides a desired pattern in the metal layer to form the final usable interconnect.
  • the process limitations are compounded by poor selectivity between metal such as aluminum, and photoresist during a typical metal etching process. As the photoresist becomes thicker, the openings near the bottom surface tend to narrow. As a result, thicker photoresist tends to limit the resolution. As the thickness of metal film is increased, thicker and thicker photoresist must be used in order to provide enough process margin during the etching step. That is, in order to prevent excessive metal erosion during the etching step, sufficient photoresist must be left over protected metal areas during the metal etch portion of the process. However, as resists become thicker, it becomes harder to resolve smaller features with an acceptable depth of focus.
  • the resolution is improved by thinning the photoresist. That is, thinner resist allows the extension of standard exposure tools to finer geometries.
  • the photoresist must remain thick enough to avoid metal being eroded by the etchant. For instance, for submicron patterns, the photoresist might be approximately 2 to 3 times as thick as an underlying metal layer in order to adequately protect the metal layer from an etchant that is particularly harsh to the photoresist. Unfortunately, at this thickness, the resolution of the photoresist may produce significant deviations between the desired pattern and the actual pattern transferred to the substrate.
  • an oxide hard mask has been used to replace the thick photoresist on the aluminum layer, having an oxide layer thereunder, as the etching mask during etch of aluminum.
  • the gap fill capability during the subsequent deposition of an insulating layer is insufficient because an aspect ratio of the opening between the stacked structures consisting of the etched aluminum interconnect and the remaining oxide mask becomes approximately 3 to 4.
  • an object of the invention is to provide a method of forming interconnects to reduce the aspect ratio of an opening by the formation of a facet mask. As a result, the gap fill capability during the subsequent deposition of an insulating layer can be improved.
  • the above object is attained by providing a method of forming interconnects. It is suitable for a semiconductor substrate with a first insulating layer thereon. First, a metal layer is provided on the first insulating layer followed by the formation of a masking layer with patterns overlaying the metal layer. Second, the patterns of the masking layer are transferred into the metal layer so as to form an opening by an etching step.
  • silicon nitride liner is conformally formed on the surfaces of the masking layer, the metal layer and the first insulating layer.
  • the silicon nitride liner and the masking layer are partially removed by reactive ion etching to leave a facet mask with high etch selectivity of the silicon nitride liner at the corner with respect to the bottom to reduce the aspect ratio of the opening. That is, the etching rate of the silicon nitride liner at the corner is higher than that at the bottom.
  • the remaining silicon nitride liner is removed to expose the first insulating layer. Then, a second insulating layer is deposited to fill the opening.
  • the metal layer is preferably an aluminum layer, and the masking layer is composed of silicon oxide.
  • the silicon nitride liner and the masking layer are removed by reactive ion etching using the mixture gas of argon gas and carbon fluoride such as at least one CHF 3 , CH 3 F, CH 2 F 2 , CF 4 , C 4 F 6 , C 4 F 8 , or C 5 F 8 .
  • the silicon nitride liner and the masking layer are preferably removed at a pressure of about 3 mtorr to 100 mtorr with power of about 500 W to 2000 W.
  • the above object is also attained by providing a method of forming interconnects. It is suitable for a semiconductor substrate with a first silicon oxide layer thereon. First, a metal layer is provided on the first silicon oxide layer followed by the formation of a silicon oxide masking layer with patterns overlaying the metal layer. Second, the patterns of the silicon oxide masking layer are transferred into the metal layer so as to form an opening.
  • a silicon nitride liner is conformally formed on the surfaces of the silicon oxide masking layer, the metal layer and the first silicon oxide layer.
  • the silicon nitride liner and the masking layer are partially removed by reactive ion etching to leave a facet mask, wherein the silicon nitride liner at the corner has an etch selectivity of 10 to 20 with respect to the silicon oxide masking layer, the silicon nitride liner at the bottom has an etch selectivity of about 50 with respect to the first silicon oxide layer to reduce the aspect ratio of the opening. Thereafter, the remaining silicon nitride liner is removed.
  • a second silicon oxide layer is deposited to fill the opening with a lower aspect ratio.
  • FIGS. 1A to 1 E are cross-sections showing the manufacturing steps of interconnects on a semiconductor substrate, in accordance with the preferred embodiment of the invention.
  • FIG. 1A to FIG. 1E are cross-sections showing the manufacturing steps of interconnects, according to the invention.
  • a semiconductor substrate 100 having a variety of semiconductor devices such as resistors, conductors and transistors (for clarity, not shown), is provided.
  • An insulating layer 102 serving as inter-layer dielectric (ILD), or inter-metal dielectric (IMD) is formed on the semiconductor substrate 100 .
  • the insulating layer 102 is typically composed of silicon oxide.
  • a metal layer 104 such as an aluminum layer is formed over the insulating layer 102 .
  • a masking layer 106 with patterns of conductive lines is defined on the metal layer 104 by a conventional photolithography process and an etching step.
  • the masking layer is preferably a silicon oxide layer deposited by chemical vapordeposition (CVD) using tetra-ethyl-ortho-silicate (TEOS) as the main reactive gas.
  • CVD chemical vapordeposition
  • TEOS tetra-ethyl-ortho-silicate
  • the patterns of the masking layer 106 are transferred into the metal layer 104 by means of a conventional etching step to create an opening 108 through the masking layer 106 and the metal layer 104 . Also, the opening 108 is etched until the insulating layer 102 is exposed.
  • a conformal silicon nitride liner 110 is deposited on the surfaces of the masking layer 106 , metal layer 104 , and the insulating layer 102 by chemical vapor deposition. This silicon nitride liner 110 protects the insulating layer 102 from damage during etching.
  • the masking layer 106 and the silicon nitride liner 110 are partially removed by reactive ion etching (RIE) with a higher etching rate at the corner C of the silicon nitride liner 110 with respect to the bottom B, near the bottom of the opening 108 , of the silicon nitride liner 110 to leave a facet mask 106 a and a silicon nitride liner 110 a.
  • RIE reactive ion etching
  • a reactive ion etching system is used so that the silicon nitride liner 110 at the corner C has an etch selectivity of 10 to 20 with respect to the silicon oxide masking layer 106 .
  • the silicon nitride liner 110 at the bottom B has an etch selectivity of about 50 with respect to the oxide insulating layer 102 .
  • the reactive ion etching system (etchant) described above includes a mixture gas consisting of argon and at least one carbon fluoride such as CHF3, CH3F, CH2F2, CF4, C4F6, C4F8, or C5F8.
  • At least one oxygen-containing gas such as CO or O2 is preferably introduced into the reactive ion etching system at a pressure of about 3 mtorr to 100 mtorr. Moreover, power of about 500 W to 2000 W is applied to the etching system.
  • the remaining silicon nitride liner 110 a is removed followed by deposition of an insulating layer 112 composed of silicon oxide to fill the opening 108 .
  • the facet mask 106 a is formed to reduce the aspect ratio of the opening 108 . Therefore, the gap fill insulating layer 112 is easily deposited into the opening 108 .

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Drying Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

A method of forming interconnects. An oxide masking layer with patterns is formed overlaying the metal layer. The patterns of the masking layer are transferred into the metal layer so as to form an opening. Then, a silicon nitride liner is conformally formed on the masking layer, the metal layer and the first insulating layer. Next, the silicon nitride liner and the masking layer are partially removed by reactive ion etching to leave a facet mask to reduce the aspect ratio of the opening followed by removal of the remaining silicon nitride liner. Then, an insulating layer is deposited to fill the opening.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to the manufacture of semiconductor devices, more particularly to a method of forming interconnects to reduce the aspect ratio of an opening and improve gap fill capability during the subsequent deposition of an insulating layer.
2. Description of the Related Art
Current integrated circuit manufacturing processes typically use multiple levels of some form of metal interconnect to provide interconnections between various circuits on the integrated circuit. For instance, current manufacturing processes are known to use five levels of metal interconnects. The etching process to form the interconnect requires that precisely defined regions of metal be exposed to etchants in order to selectively remove material from those regions. The patterns that define the regions are typically created using lithographic processes. For instance, a layer of photoresist is spin-coated onto a substrate, and the resist layer is selectively exposed to a form of radiation, such as ultraviolet light, electrons, or x-rays.
An exposure tool and mask, or data tape in electron beam lithography, are used to effect the desired selective exposure. Openings in the resist corresponding to the selective exposure are formed in a subsequent development step. Next, an etching step is applied, and the regions of the substrate exposed by the openings are removed. The etching provides a desired pattern in the metal layer to form the final usable interconnect.
The process limitations are compounded by poor selectivity between metal such as aluminum, and photoresist during a typical metal etching process. As the photoresist becomes thicker, the openings near the bottom surface tend to narrow. As a result, thicker photoresist tends to limit the resolution. As the thickness of metal film is increased, thicker and thicker photoresist must be used in order to provide enough process margin during the etching step. That is, in order to prevent excessive metal erosion during the etching step, sufficient photoresist must be left over protected metal areas during the metal etch portion of the process. However, as resists become thicker, it becomes harder to resolve smaller features with an acceptable depth of focus.
Therefore, generally speaking, the resolution is improved by thinning the photoresist. That is, thinner resist allows the extension of standard exposure tools to finer geometries. However, the photoresist must remain thick enough to avoid metal being eroded by the etchant. For instance, for submicron patterns, the photoresist might be approximately 2 to 3 times as thick as an underlying metal layer in order to adequately protect the metal layer from an etchant that is particularly harsh to the photoresist. Unfortunately, at this thickness, the resolution of the photoresist may produce significant deviations between the desired pattern and the actual pattern transferred to the substrate.
Accordingly, there exists a need for an efficient method of patterning metal layers forming interconnects using a thin layer of photoresist while adequately protecting the metal film from the etching step. To meet the requirements, an oxide hard mask has been used to replace the thick photoresist on the aluminum layer, having an oxide layer thereunder, as the etching mask during etch of aluminum. However, the gap fill capability during the subsequent deposition of an insulating layer is insufficient because an aspect ratio of the opening between the stacked structures consisting of the etched aluminum interconnect and the remaining oxide mask becomes approximately 3 to 4.
SUMMARY OF THE INVENTION
In view of the above disadvantages, an object of the invention is to provide a method of forming interconnects to reduce the aspect ratio of an opening by the formation of a facet mask. As a result, the gap fill capability during the subsequent deposition of an insulating layer can be improved.
Accordingly, the above object is attained by providing a method of forming interconnects. It is suitable for a semiconductor substrate with a first insulating layer thereon. First, a metal layer is provided on the first insulating layer followed by the formation of a masking layer with patterns overlaying the metal layer. Second, the patterns of the masking layer are transferred into the metal layer so as to form an opening by an etching step.
Then, silicon nitride liner is conformally formed on the surfaces of the masking layer, the metal layer and the first insulating layer. Third, the silicon nitride liner and the masking layer are partially removed by reactive ion etching to leave a facet mask with high etch selectivity of the silicon nitride liner at the corner with respect to the bottom to reduce the aspect ratio of the opening. That is, the etching rate of the silicon nitride liner at the corner is higher than that at the bottom. Fourth, the remaining silicon nitride liner is removed to expose the first insulating layer. Then, a second insulating layer is deposited to fill the opening.
In an embodiment of the invention, the metal layer is preferably an aluminum layer, and the masking layer is composed of silicon oxide.
Moreover, in another embodiment of the invention, the silicon nitride liner and the masking layer are removed by reactive ion etching using the mixture gas of argon gas and carbon fluoride such as at least one CHF3, CH3F, CH2F2, CF4, C4F6, C4F8, or C5F8. Preferably, at least one oxygen-containing gas such as CO or O2 is introduced into the mixture gas. Furthermore, in the method of forming interconnects, the silicon nitride liner and the masking layer are preferably removed at a pressure of about 3 mtorr to 100 mtorr with power of about 500 W to 2000 W.
The above object is also attained by providing a method of forming interconnects. It is suitable for a semiconductor substrate with a first silicon oxide layer thereon. First, a metal layer is provided on the first silicon oxide layer followed by the formation of a silicon oxide masking layer with patterns overlaying the metal layer. Second, the patterns of the silicon oxide masking layer are transferred into the metal layer so as to form an opening.
Third, a silicon nitride liner is conformally formed on the surfaces of the silicon oxide masking layer, the metal layer and the first silicon oxide layer. Fourth, the silicon nitride liner and the masking layer are partially removed by reactive ion etching to leave a facet mask, wherein the silicon nitride liner at the corner has an etch selectivity of 10 to 20 with respect to the silicon oxide masking layer, the silicon nitride liner at the bottom has an etch selectivity of about 50 with respect to the first silicon oxide layer to reduce the aspect ratio of the opening. Thereafter, the remaining silicon nitride liner is removed. Next, a second silicon oxide layer is deposited to fill the opening with a lower aspect ratio.
BRIEF DESCRIPTION OF THE DRAWINGS
The preferred embodiment of the invention is hereinafter described with reference to the accompanying drawings in which:
FIGS. 1A to 1E are cross-sections showing the manufacturing steps of interconnects on a semiconductor substrate, in accordance with the preferred embodiment of the invention.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
FIG. 1A to FIG. 1E are cross-sections showing the manufacturing steps of interconnects, according to the invention.
As shown in FIG. 1A, a semiconductor substrate 100, having a variety of semiconductor devices such as resistors, conductors and transistors (for clarity, not shown), is provided. An insulating layer 102, serving as inter-layer dielectric (ILD), or inter-metal dielectric (IMD) is formed on the semiconductor substrate 100. The insulating layer 102 is typically composed of silicon oxide. Next, a metal layer 104 such as an aluminum layer is formed over the insulating layer 102. Then, a masking layer 106 with patterns of conductive lines is defined on the metal layer 104 by a conventional photolithography process and an etching step. The masking layer is preferably a silicon oxide layer deposited by chemical vapordeposition (CVD) using tetra-ethyl-ortho-silicate (TEOS) as the main reactive gas.
Referring to FIG. 1B, the patterns of the masking layer 106 are transferred into the metal layer 104 by means of a conventional etching step to create an opening 108 through the masking layer 106 and the metal layer 104. Also, the opening 108 is etched until the insulating layer 102 is exposed.
Next, referring to FIG. 1C, a conformal silicon nitride liner 110 is deposited on the surfaces of the masking layer 106, metal layer 104, and the insulating layer 102 by chemical vapor deposition. This silicon nitride liner 110 protects the insulating layer 102 from damage during etching.
Afterward, as shown in FIG. 1D, the masking layer 106 and the silicon nitride liner 110 are partially removed by reactive ion etching (RIE) with a higher etching rate at the corner C of the silicon nitride liner 110 with respect to the bottom B, near the bottom of the opening 108, of the silicon nitride liner 110 to leave a facet mask 106 a and a silicon nitride liner 110 a. As a result, the height (the aspect ratio) of the opening 108 can be reduced.
A reactive ion etching system is used so that the silicon nitride liner 110 at the corner C has an etch selectivity of 10 to 20 with respect to the silicon oxide masking layer 106. On the other hand, the silicon nitride liner 110 at the bottom B has an etch selectivity of about 50 with respect to the oxide insulating layer 102. The reactive ion etching system (etchant) described above includes a mixture gas consisting of argon and at least one carbon fluoride such as CHF3, CH3F, CH2F2, CF4, C4F6, C4F8, or C5F8. Furthermore, at least one oxygen-containing gas such as CO or O2 is preferably introduced into the reactive ion etching system at a pressure of about 3 mtorr to 100 mtorr. Moreover, power of about 500 W to 2000 W is applied to the etching system.
Next, as shown in FIG. 1E, the remaining silicon nitride liner 110 a is removed followed by deposition of an insulating layer 112 composed of silicon oxide to fill the opening 108. In this embodiment, the facet mask 106 a is formed to reduce the aspect ratio of the opening 108. Therefore, the gap fill insulating layer 112 is easily deposited into the opening 108.
While the invention has been described with reference to various illustrative embodiments, the description is not intended to be construed in a limiting sense. Various modifications of the illustrative embodiments, as well as other embodiments of the invention, will be apparent to those persons skilled in the art upon reference to this description. It is therefore contemplated that the appended claims will cover any such modifications or embodiments as may fall within the scope of the invention defined by the following claims and their equivalents.

Claims (17)

What is claimed is:
1. A method of forming interconnects, suitable for a semiconductor substrate with a first insulating layer thereon, comprising the steps of:
providing a metal layer on the first insulating layer;
forming a masking layer with patterns overlaying the metal layer;
transferring the patterns of the masking layer into the metal layer so as to form an opening;
conformally forming a silicon nitride liner on the surfaces of the masking layer, the metal layer and the first insulating layer;
partially removing the silicon nitride liner and the masking layer by reactive ion etching to leave a facet mask with high etch selectivity of the silicon nitride liner at the corner with respect to the bottom to reduce the aspect ratio of the opening;
removing the silicon nitride liner; and
forming a second insulating layer to fill the opening.
2. A method of forming interconnects as claimed in claim 1, wherein the metal layer is an aluminum layer.
3. A method of forming interconnects as claimed in claim 1, wherein the masking layer is silicon oxide.
4. A method of forming interconnects as claimed in claim 1, wherein the silicon nitride liner and the masking layer are removed by reactive ion etching using the mixture gas of argon gas and carbon fluoride, wherein carbon fluoride comprises CHF3, CH3F, CH2F2, CF4, C4F6, C4F8, or C5F8.
5. A method of forming interconnects as claimed in claim 4, wherein the reactive gas further comprises an oxygen-containing gas, wherein the oxygen-containing gas comprises CO or O2.
6. A method of forming interconnects as claimed in claim 5, wherein the silicon nitride liner and the masking layer are removed at a pressure of about 3 mtorr to 100 mtorr with power of about 500 W to 2000 W.
7. A method of forming interconnects, suitable for a semiconductor substrate with a first silicon oxide layer thereon, comprising the steps of:
providing a metal layer on the first silicon oxide layer;
forming a silicon oxide masking layer with patterns overlaying the metal layer;
transferring the patterns of the silicon oxide masking layer into the metal layer so as to form an opening;
conformally forming a silicon nitride liner on the surfaces of the silicon oxide masking layer, the metal layer and the first silicon oxide layer;
partially removing the silicon nitride liner and the masking layer by reactive ion etching to leave a facet mask, wherein the silicon nitride liner at the corner has an etch selectivity of 10 to 20 with respect to the silicon oxide masking layer, and the silicon nitride liner at the bottom has an etch selectivity of 50 with respect to the first silicon oxide layer to reduce the aspect ratio of the opening;
removing the silicon nitride liner; and
forming a second silicon oxide layer to fill the opening.
8. A method of forming interconnects as claimed in claim 7, wherein the metal layer is an aluminum layer.
9. A method of forming interconnects as claimed in claim 7, wherein the silicon nitride liner and the masking layer are removed by reactive ion etching using the mixture gas of argon gas and carbon fluoride, wherein carbon fluoride comprises CHF3, CH3F, CH2F2, CF4, C4F6, C4F8, or C5F8.
10. A method of forming interconnects as claimed in claim 9, wherein the reactive gas further comprises an oxygen-containing gas, wherein the oxygen-containing gas comprises CO or O2.
11. A method of forming interconnects as claimed in claim 10, wherein the silicon nitride liner and the silicon oxide masking layer are removed at a pressure of about 3 mtorr to 100 mtorr with power of about 500 W to 2000 W.
12. A method of forming interconnects, suitable for a semiconductor substrate with a first insulating layer thereon, comprising the steps of:
providing a metal layer on the first insulating layer;
forming a masking layer with patterns overlaying the metal layer;
transferring the patterns of the masking layer into the metal layer so as to form an opening;
conformally forming a silicon nitride liner on the surfaces of the masking layer, the metal layer and the first insulating layer;
partially removing the silicon nitride liner and the masking layer by reactive ion etching to leave a facet mask with high etch selectivity of the silicon nitride liner at the corner with respect to the bottom to reduce the aspect ratio of the opening;
removing the remaining silicon nitride liner in the opening to expose sidewalls of the metal layer and the surface of the first insulating layer; and
forming a second insulating layer to cover the metal layer and the first insulating layer and fill the opening.
13. A method of forming interconnects as claimed in claim 12, wherein the metal layer is aluminum.
14. A method of forming interconnects as claimed in claim 12, wherein the masking layer is silicon oxide.
15. A method of forming interconnects as claimed in claim 12, wherein the silicon nitride liner and the masking layer are removed by reactive ion etching using the mixture gas of argon gas and carbon fluoride, wherein carbon fluoride comprises CHF3, CH3F, CH2F2, CF4, C4F6, C4F8, or C5F8.
16. A method of forming interconnects as claimed in claim 15, wherein the reactive gas further comprises an oxygen-containing gas, the oxygen-containing gas comprising CO or O2.
17. A method of forming interconnects as claimed in claim 16, wherein the silicon nitride liner and the masking layer are removed at a pressure of about 3 mtorr to 100 mtorr with power of about 500 W to 2000 W.
US10/057,085 2001-10-26 2002-01-25 Method of forming interconnects Expired - Lifetime US6586324B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
TW90126529A 2001-10-26
TW90126529 2001-10-26
TW090126529A TW506105B (en) 2001-10-26 2001-10-26 Method for forming interconnect

Publications (2)

Publication Number Publication Date
US20030082899A1 US20030082899A1 (en) 2003-05-01
US6586324B2 true US6586324B2 (en) 2003-07-01

Family

ID=21679597

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/057,085 Expired - Lifetime US6586324B2 (en) 2001-10-26 2002-01-25 Method of forming interconnects

Country Status (2)

Country Link
US (1) US6586324B2 (en)
TW (1) TW506105B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040011763A1 (en) * 2000-09-07 2004-01-22 Masataka Hirose Dry etching gas and method for dry etching
US20060252269A1 (en) * 2005-05-04 2006-11-09 International Business Machines Corporation Silicon nitride etching methods

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI746851B (en) 2018-05-21 2021-11-21 聯華電子股份有限公司 Metal interconnect structure and method for fabricating the same
TWI794117B (en) * 2022-04-19 2023-02-21 南亞科技股份有限公司 Method for fabricating semiconductor device with liner structure

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5534107A (en) * 1994-06-14 1996-07-09 Fsi International UV-enhanced dry stripping of silicon nitride films
US6117345A (en) * 1997-04-02 2000-09-12 United Microelectronics Corp. High density plasma chemical vapor deposition process
US6177331B1 (en) * 1997-06-04 2001-01-23 Nec Corporation Method for manufacturing semiconductor device
US6225217B1 (en) * 1997-06-27 2001-05-01 Nec Corporation Method of manufacturing semiconductor device having multilayer wiring
US6274498B1 (en) * 1998-09-03 2001-08-14 Micron Technology, Inc. Methods of forming materials within openings, and method of forming isolation regions
US6281051B1 (en) * 1995-12-01 2001-08-28 Mitsubishi Denki Kabushiki Kaisha Semiconductor device and manufacturing method thereof

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5534107A (en) * 1994-06-14 1996-07-09 Fsi International UV-enhanced dry stripping of silicon nitride films
US6281051B1 (en) * 1995-12-01 2001-08-28 Mitsubishi Denki Kabushiki Kaisha Semiconductor device and manufacturing method thereof
US6117345A (en) * 1997-04-02 2000-09-12 United Microelectronics Corp. High density plasma chemical vapor deposition process
US6177331B1 (en) * 1997-06-04 2001-01-23 Nec Corporation Method for manufacturing semiconductor device
US6225217B1 (en) * 1997-06-27 2001-05-01 Nec Corporation Method of manufacturing semiconductor device having multilayer wiring
US6274498B1 (en) * 1998-09-03 2001-08-14 Micron Technology, Inc. Methods of forming materials within openings, and method of forming isolation regions

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040011763A1 (en) * 2000-09-07 2004-01-22 Masataka Hirose Dry etching gas and method for dry etching
US7931820B2 (en) * 2000-09-07 2011-04-26 Daikin Industries, Ltd. Dry etching gas and method for dry etching
US20060252269A1 (en) * 2005-05-04 2006-11-09 International Business Machines Corporation Silicon nitride etching methods
US7288482B2 (en) 2005-05-04 2007-10-30 International Business Machines Corporation Silicon nitride etching methods

Also Published As

Publication number Publication date
US20030082899A1 (en) 2003-05-01
TW506105B (en) 2002-10-11

Similar Documents

Publication Publication Date Title
US6800550B2 (en) Method for forming t-shaped conductive wires of semiconductor device utilizing notching phenomenon
US7482279B2 (en) Method for fabricating semiconductor device using ArF photolithography capable of protecting tapered profile of hard mask
JP5134363B2 (en) Substrate etching by plasma processing system
US6627557B2 (en) Semiconductor device and method for manufacturing the same
EP0905768A1 (en) A dual damascene process for metal layers and organic intermetal layers
US6001538A (en) Damage free passivation layer etching process
KR19990007413A (en) Method for manufacturing semiconductor device having multilayer wiring
US6187666B1 (en) CVD plasma process to fill contact hole in damascene process
US6500767B2 (en) Method of etching semiconductor metallic layer
JPH1027849A (en) Multilevel photoresist pattern transfer method
US6103455A (en) Method to form a recess free deep contact
US6645864B1 (en) Physical vapor deposition of an amorphous silicon liner to eliminate resist poisoning
US6465346B2 (en) Conducting line of semiconductor device and manufacturing method thereof using aluminum oxide layer as hard mask
US6586324B2 (en) Method of forming interconnects
KR100670706B1 (en) Method of forming contact plug of semiconductor device
US20030186534A1 (en) Method for manufacturing semiconductor device using dual-damascene techniques
US6287752B1 (en) Semiconductor device, method of manufacturing a semiconductor device, and method of forming a pattern for semiconductor device
JP3317279B2 (en) Method for manufacturing semiconductor device
KR100315039B1 (en) Method for forming metal interconnection line of semiconductor device
US20230282488A1 (en) Self-Aligned Double Patterning
US20030064599A1 (en) Pattern forming method
KR100221585B1 (en) Forming method for via hole of semiconductor device
JPH05206125A (en) Manufacture of semiconductor device
KR100327581B1 (en) Method for metal line of a semiconductor device
KR20000039692A (en) Method for forming via hole of semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: NANYA TECHNOLOGY CORPORATION, TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HUANG, TSE-YAO;LIN, CHIH-CHING;SUN, YU-CHI;AND OTHERS;REEL/FRAME:012538/0155

Effective date: 20020114

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12