US6101612A - Apparatus for aligning clock and data signals received from a RAM - Google Patents
Apparatus for aligning clock and data signals received from a RAM Download PDFInfo
- Publication number
- US6101612A US6101612A US09/183,627 US18362798A US6101612A US 6101612 A US6101612 A US 6101612A US 18362798 A US18362798 A US 18362798A US 6101612 A US6101612 A US 6101612A
- Authority
- US
- United States
- Prior art keywords
- data
- offset
- memory
- clock signal
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/10—Distribution of clock signals, e.g. skew
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
- G06F13/1689—Synchronisation and timing concerns
Definitions
- the present invention relates to memory systems for computers, and more particularly to the design of a memory interface that automatically adjusts the timing between data and clock signals received from a memory during a read operation.
- SyncLink which will be known as IEEE Standard 1596.7, specifies an architecture that supports a 64 M-bit memory with a data transfer rate of 1.6 gigabytes per second. SyncLink packetizes and pipelines the address, command and timing signals, and adds features that significantly increase data bus speed, thereby providing fast memory accesses without losing the ability to move quickly from row to row or to obtain bursts of data.
- DDR is an acronym for Double Data Rate SDRAM
- SDRAM is an acronym for Synchronous Dynamic Random Access Memory.
- SyncLink (and DDR) memories return a data clock signal (or data strobe) along with the data, and this data clock signal is used to clock the data into the processor (or into a memory controller attached to the processor). This differs from conventional memory systems, which rely on the system clock to latch data received during read operations.
- Designing an interface that receives a data clock signal from a SyncLink memory during a read operation presents challenges because a certain amount of skew typically arises between the data signal and the data clock signal. If this skew is large enough, a clock edge, which is used to latch the data signal, can move from the center of the "data eye" of the data signal into a transitional region or into another data eye. This may cause spurious data to be latched during read operations. To remedy this problem, the SyncLink standard allows the timing between the data signal and the data clock signal to be aligned by adjusting an internal delay counter in within a SyncLink memory device. However, corresponding external support circuitry does not presently exist to perform this alignment.
- What is needed is a system that measures skew between a data clock signal and a data signal received from a memory during a read operation and that adjusts the temporal alignment between these signals if necessary.
- One embodiment of the present invention provides an apparatus for aligning a data signal and a data clock signal received from a memory during a read operation.
- the apparatus includes a data input for receiving the data signal, and a clock input for receiving the data clock signal.
- the data signal and the data clock signal feed into an offset mechanism that determines an offset between the data clock signal and the data signal. This offset feeds into a comparison mechanism that determines if the offset is outside of a valid range. If the offset is outside of the valid range, an adjustment mechanism adjusts a delay between the data clock signal and the data signal.
- the apparatus is implemented in special-purpose hardware within a memory controller, and operates periodically while the computer system is running.
- the apparatus is implemented as part of a system BIOS program stored in read only memory and operates during system startup.
- FIG. 1 is a block diagram illustrating a computer system in accordance with an embodiment of the present invention.
- FIG. 2 is a block diagram illustrating special-purpose hardware within a memory controller for aligning a data clock signal and a data signal in accordance with an embodiment of the present invention.
- FIG. 3A illustrates a delay circuit in accordance with an embodiment of the present invention.
- FIG. 3B illustrates a data capture register for capturing a snapshot of the data signal in accordance with an embodiment of the present invention.
- FIG. 3C illustrates a clock capture register for capturing a snapshot of the data clock signal in accordance with an embodiment of the present invention.
- FIG. 4A illustrates timing relationships for a trigger signal in accordance with an embodiment of the present invention.
- FIG. 4B illustrates a circuit for producing the trigger signal in accordance with an embodiment of the present invention.
- FIG. 5 is a block diagram illustrating hardware within a memory controller that works in concert with a BIOS program to align data clock and data signals in accordance with an embodiment of the present invention.
- FIG. 6A illustrates timing relationships for a set of trigger signals in accordance with an embodiment of the present invention.
- FIG. 6B illustrates a circuit for producing the set of trigger signals in accordance with an embodiment of the present invention.
- FIG. 7 is a flow chart illustrating the process of aligning a data clock signal and a data signal received from a memory in accordance with an embodiment of the present invention.
- FIG. 1 illustrates a computer system including a random access memory in accordance with an embodiment of the present invention.
- the computer system illustrated in FIG. 1 includes processors 112, 114 and 116, which are coupled to processor bus 108.
- Processors 112, 114 and 116 may be any type of general or special purpose processors, including, but not limited to microprocessors, mainframe computers, digital signal processors, graphics processors and device controllers.
- Processor bus 108 may be any type of communication channel for coupling a processor to other devices in the computer system, including peripheral devices, memory devices and other processors.
- North bridge 102 couples processor bus 108 to memory 104, graphics unit 110 and bus 106.
- north bridge 102 contains: processor interface 126 for communicating with processor bus 108; accelerated graphics port (AGP) 128 for communicating with graphics unit 110; memory interface 122 for communicating with memory 104; and bus interface 130 for communicating with bus 106.
- Interfaces 126, 128, 122 and 130 are coupled together through switch 124, which can be any type of switching circuitry that is able to selectively couple together to interfaces 126, 128, 122 and 130.
- Memory 104 may be any type of memory with a clocked interface that returns data along with a clock signal for latching the data during read operations. This may include memory implementing the SyncLink interface standard. In some embodiments, memory 104 includes a plurality of banks of memory, each of which includes a plurality of memory chips. As illustrated in FIG. 1, memory 104 includes interface 105, which interacts with memory interface 122 in north bridge 102 to send data to and receive data from north bridge 102.
- Graphics unit 110 can include any special-purpose circuitry for performing graphics operations. This allows graphics computations to be off-loaded from processors 112, 114 and 116.
- Bus 106 couples north bridge 102 to south bridge 118.
- Bus 106 may include any type of communication channel for coupling north bridge 102 to other devices in a computer system, including peripheral devices and memory devices.
- bus 106 is a PCI bus.
- South bridge 118 includes circuitry for coupling together components of the computer system. More, particularly, south bridge 118 couples bus 106 to peripheral bus 120.
- Peripheral bus 120 may include any type of communication channel for coupling a south bridge 118 to other devices in a computer system, including peripheral devices and memory devices.
- peripheral bus 120 is an ISA bus.
- Peripheral bus 120 is coupled to ROM 140, which contains BIOS 142.
- BIOS 142 includes code for aligning data clock and data signals received at memory interface 122 from memory 104.
- a processor such as processor 112 performs a read operation. This read operation is relayed across processor bus 108 into memory interface 122 within north bridge 102.
- Memory interface 122 sends a read request to interface 105 within memory 104.
- Interface 105 returns the read data and an associated data clock signal to memory interface 122. This data clock signal is used to clock the data into memory interface 122.
- the read operation is completed by transferring data across processor bus 108 to processor 112.
- FIG. 2 is a block diagram illustrating special-purpose hardware within a memory interface 122 from FIG. 1 for aligning data clock signal 202 and data signal 204 in accordance with an embodiment of the present invention.
- This circuit receives data clock signal 202 and data signal 204 from memory 104.
- Data signal 204 passes into a data input of data capture register 210.
- data clock signal 202 passes into a data input of clock capture register 208.
- Data clock signal 202 additionally passes through delay circuit 206, which introduces a series of delays into data clock signal 202, and the resulting delayed clock signals, which are spaced at regular intervals, feed into both data capture register 210 and clock capture register 208.
- delayed clock signals are used to capture waveforms for both data signal 204 and data clock signal 202 in data capture register 210 and clock capture register 208, respectively.
- a waveform for data clock signal 202 is captured in successive bits of clock capture register 208. These bits indicate if the waveform is above a threshold value or below a threshold value. Note that delay circuit 206, data capture register 210 and clock capture register 208 are described in more detail below with reference to FIGS. 3A, 3B and 3C.
- Falling edge detection circuit 212 generates a count of the number of bits between the start of a data eye in data signal 204 and a falling edge of data clock signal 202. In one embodiment, this is accomplished by exclusive-ORing bits in clock capture register 208 with the bits in data capture register 210 and counting the number of one values in the resulting data word. Note that the start of the data eye may be indicated by either a rising edge of the data signal 204 or a falling edge of the data signal 204.
- rising edge detection circuit 214 generates a count of the number of bits between the start of a data eye in data signal 204 and a rising edge of data clock signal 202. In one embodiment, this is be accomplished by exclusive-ORing bits in clock capture register 208 with the inverse of the bits in data capture register 210 and then counting the number of one values in the resulting data word. Note that the start of the data eye may be indicated by either a rising edge of the data signal 204 or a falling edge of the data signal 204.
- the outputs of falling edge detection circuit 212 and rising edge detection circuit 214 feed through multiplexer (MUX 216) which selects between the two outputs.
- MUX 216 is controlled by edge select register 218, which holds a bit that selects between rising edge detection circuit 214 and falling edge detection circuit 212.
- Controller 240 includes circuitry that generally controls the operation of memory interface 122.
- the circuit illustrated in FIG. 2 operates as follows.
- Data clock signal 202 and data signal 204 feed into clock capture register 208 and data capture register 210, respectively. These registers capture simultaneous wave forms for data clock signal 202 and data signal 204.
- the waveforms feed into falling edge detection circuit 212 and rising edge detection circuit 214, which measure the time between the rising edge or falling edge of data clock signal 202 and the start of a data window for data signal 204.
- the output of either rising edge detection circuit 214 or falling edge detection circuit 212 is gated by MUX 216 into comparators 220, 222 and 224.
- These comparators feed into selector circuit 234, which selectively gates the outputs of comparators 220, 222 and 224 into controller 240.
- the delay between the start of a data window in data signal 204 and the corresponding edge of data clock signal 202 is adjusted so that the edge falls in the middle of the data window. This can be tested by placing a value equal to one half of the data window width in offset register 230 and comparing the output of MUX 216 with this value. If these are not equal, the delay between data clock signal 202 and data signal 204 must either be incremented or decremented.
- the delay can be tested against a low threshold value in register 226 and a high threshold value in register 228. If the delay is below the low threshold value, it is increased. If the delay is above the high threshold value, it is decreased. In this way, the delay can vary in a band between the high low value and the high threshold value without being re-adjusted.
- FIG. 3A illustrates part of the internal structure of delay circuit 206 from FIG. 2 in accordance with an embodiment of the present invention.
- Delay circuit 206 receives data clock signal 202, which passes through a chain of delay elements, including delay elements 302, 304, 306 and 308.
- the outputs of these delay elements comprise a series of delayed clock signals, including CK0, CK1, CK2, . . . , CK31. For example, if the delay elements have a 100 picosecond delay, the delay clock signals CK0, CKI, CK2 and CK31 span 3.2 nanoseconds at 100 picosecond intervals.
- FIG. 3B illustrates the internal structure of data capture register 210 for capturing a snapshot of data signal 204 in accordance with an embodiment of the present invention.
- Data capture register 210 comprises a collection of 32 D-flip-flops, including D-flip-flops 320, 322, 324 and 328. The inputs to each of the flip-flops are coupled to data signal 204. Each successive flip-flop takes a successive clock signal from clock signals CK0, CK1, CK2, . . . , CK31 from delay circuit 206. Each flip-flop is additionally coupled to an enable input, which enables the flip-flops to record data signal 204. Thus, when the D-flip-flops are enabled, clock signals CK0, CK1, CK2, . .
- CK31 cause the D-flip-flops to record data signal 204 at successive 100 picosecond increments. If data signal 204 is above a threshold value, a one value is recorded. If data signal 204 is below the threshold value, a zero value is recorded.
- FIG. 3C illustrates the internal structure of clock capture register 208 for capturing a snapshot of data clock signal 202 in accordance with an embodiment of the present invention.
- Data clock capture register 208 comprises a collection of 32 D-flip-flops, including D-flip-flops 340, 342, 344 and 348. The inputs to each of the D-flip-flops are coupled to data clock signal 202. Each successive flip-flop takes a successive clock signal from clock signals CK0, CK1, CK2 , . . . , CK31 generated by delay circuit 206. Each flip-flop is additionally coupled to an enable input, which enables the flip-flops to record data clock signal 202.
- clock signals CK0, CK1, CK2, . . . , CK31 cause the D-flip-flops to record data clock signal 202 at successive 100 picosecond intervals. If data signal 204 is above a threshold value, a one value is recorded. If data signal 204 is below the threshold value, a zero value is recorded.
- FIG. 4A illustrates timing relationships for trigger signal 402 in accordance with an embodiment of the present invention.
- Trigger signal 402 is asserted in response to changes in data signal 204 and data clock signal 202.
- Trigger signal 402 causes enable signal 321 from FIGS. 3A, 3B and 3C to be asserted to record data clock signal 202 and data signal 204 in clock capture register 208 and data capture register 210, respectively.
- FIG. 4B illustrates a circuit for producing trigger signal 402 in accordance with an embodiment of the present invention.
- data signal 204 feeds through three D-flip-flops, including D-flip-flops 401, 404 and 406.
- Data clock signal 202 feeds into D-flip-flops 401 and 406 directly, whereas data clock signal 202 feeds through inverter 408 into D-flip-flop 404.
- D-flip-flops 401 and 406 are clocked by rising edges of data clock signal 202 and D-flip-flop 404 is clocked by falling edges of data clock signal 202.
- trigger signal 402 is asserted whenever D-flip-flops 401, 404 and 406 assume the values 0, 1, 0. In this case, data signal 204 must have changed from low to high to low so as illustrated in FIG. 4A before trigger signal 402 is asserted.
- FIG. 5 is a block diagram illustrating hardware within memory interface 122 that works in concert with BIOS 142 (from FIG. 1) to align data clock and data signals in accordance with an embodiment of the present invention.
- This circuit receives data clock signal 202 and data signal 204 from interface 105 within memory 104.
- Data signal 204 passes into a data input of data capture register 210.
- data clock signal 202 passes into a data input of clock capture register 208.
- Data clock signal 202 additionally passes through delay circuit 206, which introduces a series of delays into clock signal 202, and the resulting delayed clock signals, which are spaced at regular intervals, feed into both data capture register 210 and clock capture register 208.
- These delayed clock signals are used to capture waveforms for both data signal 204 and data clock signal 202 in data capture register 210 and clock capture register 208, respectively.
- the waveform for data clock signal 202 is captured in successive bits of clock capture register 208. These bits indicate if the waveform is above a threshold value or below a threshold value. Note that delay circuit 206, data capture register 210 and clock capture register 208 are described in more detail above with reference to FIGS. 3A, 3B and 3C.
- clock out signal 502 becomes clock out signal 502
- data capture register 210 becomes data out signal 504.
- Clock out signal 502 and data out signal 504 are read by a program executing code from BIOS 142 from FIG. 1. This program includes code to perform the same comparison and selection functions that are performed by the special-purpose hardware illustrated in FIG. 2 to determine if data clock signal 202 and data signal 204 are properly aligned.
- FIG. 6A illustrates timing relationships for a set of trigger signals in accordance with an embodiment of the present invention.
- FIG. 6A illustrates how trigger signals 602, 604 and 606 are asserted in response to changes in data signal 204 and data clock signal 202.
- Trigger signals 602, 604 and 606 cause enable signal 321 from FIGS. 3A, 3B and 3C to be periodically asserted to record data clock signal 202 and data signal 204 in clock capture register 208 and data capture register 210, respectively.
- FIG. 6B illustrates a circuit for producing the set of trigger signals in accordance with an embodiment of the present invention.
- data clock signal 202 feeds through inverter 608, and through a chain of D-flip-flops, including D-flip-flops 612, 614 and 616.
- Data clock signal 202 also feeds into the clock inputs of D-flip-flops 612 and 616, and through inverter 610 into a clock input of D-flip-flop 614.
- D-flip-flops 612 and 616 are clocked by rising edges of data clock signal 202
- D-flip-flop 614 is clocked by falling edges of data clock signal 202.
- the outputs of D-flip-flops 612, 164 and 616 feed into inputs of MUX 620, which select one of these inputs to create trigger signal 622.
- the contents of trigger select register 618 feeds into the select inputs of MUX 620. Thus, the contents of trigger select register 618 determines which D-flip-flip will produce trigger signal 622.
- Trigger select register 618 is fed by data in signal 619, which originates from a program executing code from BIOS 142 in FIG. 1. In this way a BIOS program can set trigger signal 622 to be asserted a certain number of clock edges from when data clock signal 202 becomes active.
- FIG. 7 is a flow chart illustrating the process of aligning a data clock signal and a data signal received from a memory in accordance with an embodiment of the present invention.
- the system first selects whether to align a rising or falling clock edge of data clock signal 202 (state 702). This can be done by setting edge select register 218 from FIG. 1.
- the system causes the SyncLink Dynamic RAM (SLDRAM) to send a data pattern (state 704). This can be accomplished by asking the SLDRAM to perform a read operation from a location containing a known data pattern. Alternatively, the SLDRAM can process a special calibration command, which returns a known data pattern.
- SLDRAM SyncLink Dynamic RAM
- the system receives both data clock signal 202 (in state 704) and data signal 204 (in state 706) from the SLDRAM.
- the system next determines an offset between data clock signal 202 and data signal 204 (state 708). If the offset is outside of a valid range, the system adjusts the delay between data clock signal 202 and data signal 204. This adjustment can take place by programming a variable delay circuit located within memory interface 122 or interface 105 in memory 104 from FIG. 1. Alternatively, the adjustment can be made be sending a command to memory 104 (from FIG. 1) to adjust the alignment between data signal 204 and data clock signal 202. The above process is repeated until the offset reaches a desired value or falls within a desired range.
- the above process can take place in special-purpose hardware located within memory interface 122.
- the alignment can take place periodically while the computer system is operating.
- the above process can be accomplished during system startup by a BIOS program that has been modified to adjust delay values between data clock signal 202 and data signal 204.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Information Transfer Systems (AREA)
- Memory System (AREA)
Abstract
Description
Claims (27)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/183,627 US6101612A (en) | 1998-10-30 | 1998-10-30 | Apparatus for aligning clock and data signals received from a RAM |
US09/625,077 US6260154B1 (en) | 1998-10-30 | 2000-07-25 | Apparatus for aligning clock and data signals received from a RAM |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/183,627 US6101612A (en) | 1998-10-30 | 1998-10-30 | Apparatus for aligning clock and data signals received from a RAM |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/625,077 Continuation US6260154B1 (en) | 1998-10-30 | 2000-07-25 | Apparatus for aligning clock and data signals received from a RAM |
Publications (1)
Publication Number | Publication Date |
---|---|
US6101612A true US6101612A (en) | 2000-08-08 |
Family
ID=22673638
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/183,627 Expired - Lifetime US6101612A (en) | 1998-10-30 | 1998-10-30 | Apparatus for aligning clock and data signals received from a RAM |
US09/625,077 Expired - Lifetime US6260154B1 (en) | 1998-10-30 | 2000-07-25 | Apparatus for aligning clock and data signals received from a RAM |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/625,077 Expired - Lifetime US6260154B1 (en) | 1998-10-30 | 2000-07-25 | Apparatus for aligning clock and data signals received from a RAM |
Country Status (1)
Country | Link |
---|---|
US (2) | US6101612A (en) |
Cited By (57)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6467043B1 (en) * | 1999-07-29 | 2002-10-15 | Micron Technology, Inc. | Adjusting and measuring the timing of a data strobe signal with a first delay line and through additional delay line adapted to receive pulse signal |
US20020188816A1 (en) * | 2001-06-06 | 2002-12-12 | Brian Johnson | Method and apparatus for determining actual write latency and accurately aligning the start of data capture with the arrival of data at a memory device |
US6563747B2 (en) | 2000-03-16 | 2003-05-13 | Mosel Vitelic, Inc. | Integrated data input sorting and timing circuit for double data rate (DDR) dynamic random access memory (DRAM) devices |
US6570813B2 (en) | 2001-05-25 | 2003-05-27 | Micron Technology, Inc. | Synchronous mirror delay with reduced delay line taps |
US6584576B1 (en) * | 1999-11-12 | 2003-06-24 | Kingston Technology Corporation | Memory system using complementary delay elements to reduce rambus module timing skew |
US20030126485A1 (en) * | 2002-01-02 | 2003-07-03 | Wilcox Jeffrey R. | Power reduction in a memory bus interface |
US6615345B1 (en) * | 1999-07-29 | 2003-09-02 | Micron Technology, Inc. | System and method for regulating data capture in response to data strobe using preamble, postamble and strobe signature |
US20030179027A1 (en) * | 2002-03-22 | 2003-09-25 | Kizer Jade M. | Locked loop with dual rail regulation |
US20030183842A1 (en) * | 2002-03-22 | 2003-10-02 | Kizer Jade M. | System with phase jumping locked loop circuit |
US6643787B1 (en) | 1999-10-19 | 2003-11-04 | Rambus Inc. | Bus system optimization |
US6646953B1 (en) | 2000-07-06 | 2003-11-11 | Rambus Inc. | Single-clock, strobeless signaling system |
US20040041604A1 (en) * | 2002-09-03 | 2004-03-04 | Kizer Jade M. | Phase jumping locked loop circuit |
US6708298B2 (en) * | 2001-01-23 | 2004-03-16 | International Business Machines Corporation | Method for guaranteeing a minimum data strobe valid window and a minimum data valid window for DDR memory devices |
US20040143775A1 (en) * | 2000-08-29 | 2004-07-22 | Wen Li | DDR II write data capture calibration |
US20040210702A1 (en) * | 1999-07-29 | 2004-10-21 | Laberge Paul A. | Capturing read data |
US20050117517A1 (en) * | 2000-12-12 | 2005-06-02 | Decusatis Casimer M. | Multichannel communications link receiver having parallel optical components |
US6922091B2 (en) | 2002-09-03 | 2005-07-26 | Rambus Inc. | Locked loop circuit with clock hold function |
US6952123B2 (en) | 2002-03-22 | 2005-10-04 | Rambus Inc. | System with dual rail regulated locked loop |
US20050225357A1 (en) * | 2004-03-22 | 2005-10-13 | Michael Sommer | Input circuit for an electronic circuit and a method for controlling the reading-in of a data signal |
US7515453B2 (en) | 2005-06-24 | 2009-04-07 | Metaram, Inc. | Integrated memory core and memory interface circuit |
US20090122587A1 (en) * | 2002-08-23 | 2009-05-14 | Elpida Memory, Inc. | Memory system and data transmission method |
US7580312B2 (en) | 2006-07-31 | 2009-08-25 | Metaram, Inc. | Power saving system and method for use with a plurality of memory circuits |
US7581127B2 (en) | 2006-07-31 | 2009-08-25 | Metaram, Inc. | Interface circuit system and method for performing power saving operations during a command-related latency |
US7599205B2 (en) | 2005-09-02 | 2009-10-06 | Metaram, Inc. | Methods and apparatus of stacking DRAMs |
US7609567B2 (en) | 2005-06-24 | 2009-10-27 | Metaram, Inc. | System and method for simulating an aspect of a memory circuit |
US7730338B2 (en) | 2006-07-31 | 2010-06-01 | Google Inc. | Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits |
US7761724B2 (en) | 2006-07-31 | 2010-07-20 | Google Inc. | Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit |
US8019589B2 (en) | 2006-07-31 | 2011-09-13 | Google Inc. | Memory apparatus operable to perform a power-saving operation |
US8055833B2 (en) | 2006-10-05 | 2011-11-08 | Google Inc. | System and method for increasing capacity, performance, and flexibility of flash storage |
US8060774B2 (en) | 2005-06-24 | 2011-11-15 | Google Inc. | Memory systems and memory modules |
US8077535B2 (en) | 2006-07-31 | 2011-12-13 | Google Inc. | Memory refresh apparatus and method |
US8081474B1 (en) | 2007-12-18 | 2011-12-20 | Google Inc. | Embossed heat spreader |
US8080874B1 (en) | 2007-09-14 | 2011-12-20 | Google Inc. | Providing additional space between an integrated circuit and a circuit board for positioning a component therebetween |
US8089795B2 (en) | 2006-02-09 | 2012-01-03 | Google Inc. | Memory module with memory stack and interface with enhanced capabilities |
US8090897B2 (en) | 2006-07-31 | 2012-01-03 | Google Inc. | System and method for simulating an aspect of a memory circuit |
US8111566B1 (en) | 2007-11-16 | 2012-02-07 | Google, Inc. | Optimal channel design for memory devices for providing a high-speed memory interface |
US8130560B1 (en) | 2006-11-13 | 2012-03-06 | Google Inc. | Multi-rank partial width memory modules |
US8154935B2 (en) | 2006-07-31 | 2012-04-10 | Google Inc. | Delaying a signal communicated from a system to at least one of a plurality of memory circuits |
US8169233B2 (en) | 2009-06-09 | 2012-05-01 | Google Inc. | Programming of DIMM termination resistance values |
US8209479B2 (en) | 2007-07-18 | 2012-06-26 | Google Inc. | Memory circuit system and method |
US8244971B2 (en) | 2006-07-31 | 2012-08-14 | Google Inc. | Memory circuit system and method |
US8280714B2 (en) | 2006-07-31 | 2012-10-02 | Google Inc. | Memory circuit simulation system and method with refresh capabilities |
US20120278519A1 (en) * | 2011-04-28 | 2012-11-01 | International Business Machines Corporation | Updating interface settings for an interface |
US8327104B2 (en) | 2006-07-31 | 2012-12-04 | Google Inc. | Adjusting the timing of signals associated with a memory system |
US8335894B1 (en) | 2008-07-25 | 2012-12-18 | Google Inc. | Configurable memory system with interface circuit |
US8386722B1 (en) | 2008-06-23 | 2013-02-26 | Google Inc. | Stacked DIMM memory interface |
US8397013B1 (en) | 2006-10-05 | 2013-03-12 | Google Inc. | Hybrid memory module |
US8438328B2 (en) | 2008-02-21 | 2013-05-07 | Google Inc. | Emulation of abstracted DIMMs using abstracted DRAMs |
US8566516B2 (en) | 2006-07-31 | 2013-10-22 | Google Inc. | Refresh management of memory modules |
US8588017B2 (en) | 2010-10-20 | 2013-11-19 | Samsung Electronics Co., Ltd. | Memory circuits, systems, and modules for performing DRAM refresh operations and methods of operating the same |
US8796830B1 (en) | 2006-09-01 | 2014-08-05 | Google Inc. | Stackable low-profile lead frame package |
US8972673B2 (en) | 2006-07-31 | 2015-03-03 | Google Inc. | Power management of memory circuits by virtual memory simulation |
US9171585B2 (en) | 2005-06-24 | 2015-10-27 | Google Inc. | Configurable memory circuit system and method |
US9507739B2 (en) | 2005-06-24 | 2016-11-29 | Google Inc. | Configurable memory circuit system and method |
US9542353B2 (en) | 2006-02-09 | 2017-01-10 | Google Inc. | System and method for reducing command scheduling constraints of memory circuits |
US9632929B2 (en) | 2006-02-09 | 2017-04-25 | Google Inc. | Translating an address associated with a command communicated between a system and memory circuits |
US10013371B2 (en) | 2005-06-24 | 2018-07-03 | Google Llc | Configurable memory circuit system and method |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6438703B1 (en) * | 1999-05-10 | 2002-08-20 | International Business Machines Corporation | Method and system for selectively varying signal delay in response to detection of a quiescent signal |
US6636980B1 (en) * | 1999-08-19 | 2003-10-21 | International Business Machines Corporation | System for launching data on a bus by using first clock for alternately selecting data from two data streams and using second clock for launching data thereafter |
DE10145745B4 (en) * | 2001-09-17 | 2004-04-08 | Infineon Technologies Ag | Integrated circuit and method for its operation |
US6577176B1 (en) * | 2002-06-12 | 2003-06-10 | Fujitsu Limited | Complement reset latch |
DE10231419B4 (en) * | 2002-07-11 | 2015-01-29 | Qimonda Ag | Device and method for calibrating signals |
US20040013003A1 (en) * | 2002-07-19 | 2004-01-22 | Micron Technology, Inc. | First bit data eye compensation for open drain output driver |
US20040177288A1 (en) * | 2002-12-17 | 2004-09-09 | Swoboda Gary L. | Apparatus and method for capturing the program counter address associated with a trigger signal in a target processor |
DE10340917B4 (en) * | 2003-09-05 | 2012-03-22 | Qimonda Ag | Method and device for checking output signals of an integrated circuit |
CN101606318B (en) * | 2007-02-09 | 2012-10-31 | Nxp股份有限公司 | Integrated circuit, digital electronic device and method of altering clock delays in a digital electronic device |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5623311A (en) * | 1994-10-28 | 1997-04-22 | Matsushita Electric Corporation Of America | MPEG video decoder having a high bandwidth memory |
US5726650A (en) * | 1995-06-07 | 1998-03-10 | Silicon Systems, Inc. | Adaptive manchester decoding with adjustable delay and power saving mode |
US6041419A (en) * | 1998-05-27 | 2000-03-21 | S3 Incorporated | Programmable delay timing calibrator for high speed data interface |
-
1998
- 1998-10-30 US US09/183,627 patent/US6101612A/en not_active Expired - Lifetime
-
2000
- 2000-07-25 US US09/625,077 patent/US6260154B1/en not_active Expired - Lifetime
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5623311A (en) * | 1994-10-28 | 1997-04-22 | Matsushita Electric Corporation Of America | MPEG video decoder having a high bandwidth memory |
US5726650A (en) * | 1995-06-07 | 1998-03-10 | Silicon Systems, Inc. | Adaptive manchester decoding with adjustable delay and power saving mode |
US6041419A (en) * | 1998-05-27 | 2000-03-21 | S3 Incorporated | Programmable delay timing calibrator for high speed data interface |
Cited By (141)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6615345B1 (en) * | 1999-07-29 | 2003-09-02 | Micron Technology, Inc. | System and method for regulating data capture in response to data strobe using preamble, postamble and strobe signature |
US6467043B1 (en) * | 1999-07-29 | 2002-10-15 | Micron Technology, Inc. | Adjusting and measuring the timing of a data strobe signal with a first delay line and through additional delay line adapted to receive pulse signal |
US8065461B2 (en) * | 1999-07-29 | 2011-11-22 | Micron Technology, Inc. | Capturing read data |
US20110047312A1 (en) * | 1999-07-29 | 2011-02-24 | Micron Technology, Inc. | Capturing read data |
US7822904B2 (en) * | 1999-07-29 | 2010-10-26 | Micron Technology, Inc. | Capturing read data |
US20040210702A1 (en) * | 1999-07-29 | 2004-10-21 | Laberge Paul A. | Capturing read data |
US20060120409A1 (en) * | 1999-10-19 | 2006-06-08 | Zerbe Jared L | Calibrated data communication system and method |
US7663966B2 (en) | 1999-10-19 | 2010-02-16 | Rambus, Inc. | Single-clock, strobeless signaling system |
US8102730B2 (en) | 1999-10-19 | 2012-01-24 | Rambus, Inc. | Single-clock, strobeless signaling system |
US8630317B2 (en) | 1999-10-19 | 2014-01-14 | Rambus Inc. | Memory system with calibrated data communication |
US8948212B2 (en) | 1999-10-19 | 2015-02-03 | Rambus Inc. | Memory controller with circuitry to set memory device-specific reference voltages |
US6643787B1 (en) | 1999-10-19 | 2003-11-04 | Rambus Inc. | Bus system optimization |
US9164933B2 (en) | 1999-10-19 | 2015-10-20 | Rambus Inc. | Memory system with calibrated data communication |
US9405678B2 (en) | 1999-10-19 | 2016-08-02 | Rambus Inc. | Flash memory controller with calibrated data communication |
US20030231537A1 (en) * | 1999-10-19 | 2003-12-18 | Stark Donald C. | Single-clock, strobeless signaling system |
US6982922B2 (en) | 1999-10-19 | 2006-01-03 | Rambus Inc. | Single-clock, strobeless signaling system |
US9785589B2 (en) | 1999-10-19 | 2017-10-10 | Rambus Inc. | Memory controller that calibrates a transmit timing offset |
US20050141335A1 (en) * | 1999-10-19 | 2005-06-30 | Rambus Inc. | Single-clock, strobeless signaling system |
US20090327789A1 (en) * | 1999-10-19 | 2009-12-31 | Zerbe Jared Levan | Memory System with Calibrated Data Communication |
US20040076192A1 (en) * | 1999-10-19 | 2004-04-22 | Rambus Inc. | Calibrated data communication system and method |
US20040098634A1 (en) * | 1999-10-19 | 2004-05-20 | Zerbe Jared Levan | Integrated circuit with timing adjustment mechanism and method |
US10310999B2 (en) | 1999-10-19 | 2019-06-04 | Rambus Inc. | Flash memory controller with calibrated data communication |
US7535933B2 (en) | 1999-10-19 | 2009-05-19 | Rambus Inc. | Calibrated data communication system and method |
US7397725B2 (en) | 1999-10-19 | 2008-07-08 | Rambus Inc. | Single-clock, strobeless signaling system |
US6950956B2 (en) | 1999-10-19 | 2005-09-27 | Rambus Inc. | Integrated circuit with timing adjustment mechanism and method |
US8170067B2 (en) | 1999-10-19 | 2012-05-01 | Rambus Inc. | Memory system with calibrated data communication |
US7042914B2 (en) | 1999-10-19 | 2006-05-09 | Rambus Inc. | Calibrated data communication system and method |
US6990042B2 (en) | 1999-10-19 | 2006-01-24 | Rambus Inc. | Single-clock, strobeless signaling system |
US6584576B1 (en) * | 1999-11-12 | 2003-06-24 | Kingston Technology Corporation | Memory system using complementary delay elements to reduce rambus module timing skew |
US6621747B2 (en) | 2000-03-16 | 2003-09-16 | Mosel Vitelic, Inc. | Integrated data input sorting and timing circuit for double data rate (DDR) dynamic random access memory (DRAM) devices |
US6563747B2 (en) | 2000-03-16 | 2003-05-13 | Mosel Vitelic, Inc. | Integrated data input sorting and timing circuit for double data rate (DDR) dynamic random access memory (DRAM) devices |
US6741520B1 (en) * | 2000-03-16 | 2004-05-25 | Mosel Vitelic, Inc. | Integrated data input sorting and timing circuit for double data rate (DDR) dynamic random access memory (DRAM) devices |
US6646953B1 (en) | 2000-07-06 | 2003-11-11 | Rambus Inc. | Single-clock, strobeless signaling system |
US20070097781A1 (en) * | 2000-08-29 | 2007-05-03 | Wen Li | DDR II write data capture calibration |
US7165185B2 (en) * | 2000-08-29 | 2007-01-16 | Micron Technology, Inc. | DDR II write data capture calibration |
US20040143775A1 (en) * | 2000-08-29 | 2004-07-22 | Wen Li | DDR II write data capture calibration |
US7318167B2 (en) | 2000-08-29 | 2008-01-08 | Micron Technology, Inc. | DDR II write data capture calibration |
US6934307B2 (en) * | 2000-12-12 | 2005-08-23 | International Business Machines Corporation | Multichannel communications link receiver having parallel optical components |
US20050117517A1 (en) * | 2000-12-12 | 2005-06-02 | Decusatis Casimer M. | Multichannel communications link receiver having parallel optical components |
US6708298B2 (en) * | 2001-01-23 | 2004-03-16 | International Business Machines Corporation | Method for guaranteeing a minimum data strobe valid window and a minimum data valid window for DDR memory devices |
US6665232B2 (en) | 2001-05-25 | 2003-12-16 | Micron Technology, Inc. | Synchronous mirror delay with reduced delay line taps |
US20040057331A1 (en) * | 2001-05-25 | 2004-03-25 | Micron Technology, Inc. | Synchronous mirror delay with reduced delay line taps |
US6822925B2 (en) | 2001-05-25 | 2004-11-23 | Micron Technology, Inc. | Synchronous mirror delay with reduced delay line taps |
US6643219B2 (en) | 2001-05-25 | 2003-11-04 | Micron Technology, Inc. | Synchronous mirror delay with reduced delay line taps |
US6570813B2 (en) | 2001-05-25 | 2003-05-27 | Micron Technology, Inc. | Synchronous mirror delay with reduced delay line taps |
US20020188816A1 (en) * | 2001-06-06 | 2002-12-12 | Brian Johnson | Method and apparatus for determining actual write latency and accurately aligning the start of data capture with the arrival of data at a memory device |
US6697926B2 (en) * | 2001-06-06 | 2004-02-24 | Micron Technology, Inc. | Method and apparatus for determining actual write latency and accurately aligning the start of data capture with the arrival of data at a memory device |
US8176240B2 (en) | 2002-01-02 | 2012-05-08 | Intel Corporation | Method and apparatus for reducing power consumption in a memory bus interface by selectively disabling and enabling sense amplifiers |
US20030126485A1 (en) * | 2002-01-02 | 2003-07-03 | Wilcox Jeffrey R. | Power reduction in a memory bus interface |
US7000065B2 (en) * | 2002-01-02 | 2006-02-14 | Intel Corporation | Method and apparatus for reducing power consumption in a memory bus interface by selectively disabling and enabling sense amplifiers |
US8680903B2 (en) | 2002-03-22 | 2014-03-25 | Rambus Inc. | Locked loop circuit with clock hold function |
US20030183842A1 (en) * | 2002-03-22 | 2003-10-02 | Kizer Jade M. | System with phase jumping locked loop circuit |
US8120399B2 (en) | 2002-03-22 | 2012-02-21 | Rambus Inc. | Locked loop circuit with clock hold function |
US6960948B2 (en) | 2002-03-22 | 2005-11-01 | Rambus Inc. | System with phase jumping locked loop circuit |
US20090219067A1 (en) * | 2002-03-22 | 2009-09-03 | Rambus Inc. | Locked Loop Circuit With Clock Hold Function |
US20030179027A1 (en) * | 2002-03-22 | 2003-09-25 | Kizer Jade M. | Locked loop with dual rail regulation |
US20050001662A1 (en) * | 2002-03-22 | 2005-01-06 | Kizer Jade M. | System with phase jumping locked loop circuit |
US6759881B2 (en) | 2002-03-22 | 2004-07-06 | Rambus Inc. | System with phase jumping locked loop circuit |
US7535271B2 (en) | 2002-03-22 | 2009-05-19 | Rambus Inc. | Locked loop circuit with clock hold function |
US6911853B2 (en) | 2002-03-22 | 2005-06-28 | Rambus Inc. | Locked loop with dual rail regulation |
US20050206416A1 (en) * | 2002-03-22 | 2005-09-22 | Kizer Jade M | Locked loop circuit with clock hold function |
US6952123B2 (en) | 2002-03-22 | 2005-10-04 | Rambus Inc. | System with dual rail regulated locked loop |
US7902890B2 (en) | 2002-03-22 | 2011-03-08 | Rambus Inc. | Locked loop circuit with clock hold function |
US9953686B2 (en) | 2002-08-23 | 2018-04-24 | Ps4 Luxco S.A.R.L. | Memory system and data transmission method |
US20090122587A1 (en) * | 2002-08-23 | 2009-05-14 | Elpida Memory, Inc. | Memory system and data transmission method |
US11410712B2 (en) | 2002-08-23 | 2022-08-09 | Longitude Licensing Limited | Memory system and data transmission method |
US8375240B2 (en) * | 2002-08-23 | 2013-02-12 | Elpida Memory, Inc. | Memory system and data transmission method |
US6922091B2 (en) | 2002-09-03 | 2005-07-26 | Rambus Inc. | Locked loop circuit with clock hold function |
US7135903B2 (en) | 2002-09-03 | 2006-11-14 | Rambus Inc. | Phase jumping locked loop circuit |
US20040041604A1 (en) * | 2002-09-03 | 2004-03-04 | Kizer Jade M. | Phase jumping locked loop circuit |
US20050225357A1 (en) * | 2004-03-22 | 2005-10-13 | Michael Sommer | Input circuit for an electronic circuit and a method for controlling the reading-in of a data signal |
US7337345B2 (en) * | 2004-03-22 | 2008-02-26 | Infineon Technologies Ag | Input circuit for an electronic circuit and a method for controlling the reading-in of a data signal |
US9507739B2 (en) | 2005-06-24 | 2016-11-29 | Google Inc. | Configurable memory circuit system and method |
US7609567B2 (en) | 2005-06-24 | 2009-10-27 | Metaram, Inc. | System and method for simulating an aspect of a memory circuit |
US8615679B2 (en) | 2005-06-24 | 2013-12-24 | Google Inc. | Memory modules with reliability and serviceability functions |
US10013371B2 (en) | 2005-06-24 | 2018-07-03 | Google Llc | Configurable memory circuit system and method |
US8386833B2 (en) | 2005-06-24 | 2013-02-26 | Google Inc. | Memory systems and memory modules |
US8060774B2 (en) | 2005-06-24 | 2011-11-15 | Google Inc. | Memory systems and memory modules |
US7515453B2 (en) | 2005-06-24 | 2009-04-07 | Metaram, Inc. | Integrated memory core and memory interface circuit |
US8359187B2 (en) | 2005-06-24 | 2013-01-22 | Google Inc. | Simulating a different number of memory circuit devices |
US9171585B2 (en) | 2005-06-24 | 2015-10-27 | Google Inc. | Configurable memory circuit system and method |
US8619452B2 (en) | 2005-09-02 | 2013-12-31 | Google Inc. | Methods and apparatus of stacking DRAMs |
US7599205B2 (en) | 2005-09-02 | 2009-10-06 | Metaram, Inc. | Methods and apparatus of stacking DRAMs |
US8811065B2 (en) | 2005-09-02 | 2014-08-19 | Google Inc. | Performing error detection on DRAMs |
US8582339B2 (en) | 2005-09-02 | 2013-11-12 | Google Inc. | System including memory stacks |
US8566556B2 (en) | 2006-02-09 | 2013-10-22 | Google Inc. | Memory module with memory stack and interface with enhanced capabilities |
US9727458B2 (en) | 2006-02-09 | 2017-08-08 | Google Inc. | Translating an address associated with a command communicated between a system and memory circuits |
US9632929B2 (en) | 2006-02-09 | 2017-04-25 | Google Inc. | Translating an address associated with a command communicated between a system and memory circuits |
US9542352B2 (en) | 2006-02-09 | 2017-01-10 | Google Inc. | System and method for reducing command scheduling constraints of memory circuits |
US9542353B2 (en) | 2006-02-09 | 2017-01-10 | Google Inc. | System and method for reducing command scheduling constraints of memory circuits |
US8797779B2 (en) | 2006-02-09 | 2014-08-05 | Google Inc. | Memory module with memory stack and interface with enhanced capabilites |
US8089795B2 (en) | 2006-02-09 | 2012-01-03 | Google Inc. | Memory module with memory stack and interface with enhanced capabilities |
US8972673B2 (en) | 2006-07-31 | 2015-03-03 | Google Inc. | Power management of memory circuits by virtual memory simulation |
US8041881B2 (en) | 2006-07-31 | 2011-10-18 | Google Inc. | Memory device with emulated characteristics |
US7580312B2 (en) | 2006-07-31 | 2009-08-25 | Metaram, Inc. | Power saving system and method for use with a plurality of memory circuits |
US7581127B2 (en) | 2006-07-31 | 2009-08-25 | Metaram, Inc. | Interface circuit system and method for performing power saving operations during a command-related latency |
US7590796B2 (en) | 2006-07-31 | 2009-09-15 | Metaram, Inc. | System and method for power management in memory systems |
US8154935B2 (en) | 2006-07-31 | 2012-04-10 | Google Inc. | Delaying a signal communicated from a system to at least one of a plurality of memory circuits |
US7730338B2 (en) | 2006-07-31 | 2010-06-01 | Google Inc. | Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits |
US8244971B2 (en) | 2006-07-31 | 2012-08-14 | Google Inc. | Memory circuit system and method |
US8566516B2 (en) | 2006-07-31 | 2013-10-22 | Google Inc. | Refresh management of memory modules |
US8280714B2 (en) | 2006-07-31 | 2012-10-02 | Google Inc. | Memory circuit simulation system and method with refresh capabilities |
US7761724B2 (en) | 2006-07-31 | 2010-07-20 | Google Inc. | Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit |
US8595419B2 (en) | 2006-07-31 | 2013-11-26 | Google Inc. | Memory apparatus operable to perform a power-saving operation |
US8601204B2 (en) | 2006-07-31 | 2013-12-03 | Google Inc. | Simulating a refresh operation latency |
US8090897B2 (en) | 2006-07-31 | 2012-01-03 | Google Inc. | System and method for simulating an aspect of a memory circuit |
US8340953B2 (en) | 2006-07-31 | 2012-12-25 | Google, Inc. | Memory circuit simulation with power saving capabilities |
US8019589B2 (en) | 2006-07-31 | 2011-09-13 | Google Inc. | Memory apparatus operable to perform a power-saving operation |
US8112266B2 (en) | 2006-07-31 | 2012-02-07 | Google Inc. | Apparatus for simulating an aspect of a memory circuit |
US8631220B2 (en) | 2006-07-31 | 2014-01-14 | Google Inc. | Adjusting the timing of signals associated with a memory system |
US8671244B2 (en) | 2006-07-31 | 2014-03-11 | Google Inc. | Simulating a memory standard |
US9047976B2 (en) | 2006-07-31 | 2015-06-02 | Google Inc. | Combined signal delay and power saving for use with a plurality of memory circuits |
US8077535B2 (en) | 2006-07-31 | 2011-12-13 | Google Inc. | Memory refresh apparatus and method |
US8868829B2 (en) | 2006-07-31 | 2014-10-21 | Google Inc. | Memory circuit system and method |
US8745321B2 (en) | 2006-07-31 | 2014-06-03 | Google Inc. | Simulating a memory standard |
US8327104B2 (en) | 2006-07-31 | 2012-12-04 | Google Inc. | Adjusting the timing of signals associated with a memory system |
US8796830B1 (en) | 2006-09-01 | 2014-08-05 | Google Inc. | Stackable low-profile lead frame package |
US8370566B2 (en) | 2006-10-05 | 2013-02-05 | Google Inc. | System and method for increasing capacity, performance, and flexibility of flash storage |
US8751732B2 (en) | 2006-10-05 | 2014-06-10 | Google Inc. | System and method for increasing capacity, performance, and flexibility of flash storage |
US8397013B1 (en) | 2006-10-05 | 2013-03-12 | Google Inc. | Hybrid memory module |
US8055833B2 (en) | 2006-10-05 | 2011-11-08 | Google Inc. | System and method for increasing capacity, performance, and flexibility of flash storage |
US8977806B1 (en) | 2006-10-05 | 2015-03-10 | Google Inc. | Hybrid memory module |
US8130560B1 (en) | 2006-11-13 | 2012-03-06 | Google Inc. | Multi-rank partial width memory modules |
US8760936B1 (en) | 2006-11-13 | 2014-06-24 | Google Inc. | Multi-rank partial width memory modules |
US8446781B1 (en) | 2006-11-13 | 2013-05-21 | Google Inc. | Multi-rank partial width memory modules |
US8209479B2 (en) | 2007-07-18 | 2012-06-26 | Google Inc. | Memory circuit system and method |
US8080874B1 (en) | 2007-09-14 | 2011-12-20 | Google Inc. | Providing additional space between an integrated circuit and a circuit board for positioning a component therebetween |
US8111566B1 (en) | 2007-11-16 | 2012-02-07 | Google, Inc. | Optimal channel design for memory devices for providing a high-speed memory interface |
US8705240B1 (en) | 2007-12-18 | 2014-04-22 | Google Inc. | Embossed heat spreader |
US8081474B1 (en) | 2007-12-18 | 2011-12-20 | Google Inc. | Embossed heat spreader |
US8730670B1 (en) | 2007-12-18 | 2014-05-20 | Google Inc. | Embossed heat spreader |
US8631193B2 (en) | 2008-02-21 | 2014-01-14 | Google Inc. | Emulation of abstracted DIMMS using abstracted DRAMS |
US8438328B2 (en) | 2008-02-21 | 2013-05-07 | Google Inc. | Emulation of abstracted DIMMs using abstracted DRAMs |
US8762675B2 (en) | 2008-06-23 | 2014-06-24 | Google Inc. | Memory system for synchronous data transmission |
US8386722B1 (en) | 2008-06-23 | 2013-02-26 | Google Inc. | Stacked DIMM memory interface |
US8335894B1 (en) | 2008-07-25 | 2012-12-18 | Google Inc. | Configurable memory system with interface circuit |
US8819356B2 (en) | 2008-07-25 | 2014-08-26 | Google Inc. | Configurable multirank memory system with interface circuit |
US8169233B2 (en) | 2009-06-09 | 2012-05-01 | Google Inc. | Programming of DIMM termination resistance values |
US8588017B2 (en) | 2010-10-20 | 2013-11-19 | Samsung Electronics Co., Ltd. | Memory circuits, systems, and modules for performing DRAM refresh operations and methods of operating the same |
US20120278519A1 (en) * | 2011-04-28 | 2012-11-01 | International Business Machines Corporation | Updating interface settings for an interface |
US9008196B2 (en) * | 2011-04-28 | 2015-04-14 | International Business Machines Corporation | Updating interface settings for an interface |
Also Published As
Publication number | Publication date |
---|---|
US6260154B1 (en) | 2001-07-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6101612A (en) | Apparatus for aligning clock and data signals received from a RAM | |
US6108795A (en) | Method for aligning clock and data signals received from a RAM | |
US6453402B1 (en) | Method for synchronizing strobe and data signals from a RAM | |
US6678811B2 (en) | Memory controller with 1X/MX write capability | |
US6930932B2 (en) | Data signal reception latch control using clock aligned relative to strobe signal | |
US8151133B2 (en) | Method for calibrating read operations in a memory system | |
US6633965B2 (en) | Memory controller with 1×/M× read capability | |
US6625702B2 (en) | Memory controller with support for memory modules comprised of non-homogeneous data width RAM devices | |
EP2036090B1 (en) | Synchronous memory read data capture | |
US7594088B2 (en) | System and method for an asynchronous data buffer having buffer write and read pointers | |
US10572406B2 (en) | Memory controller for receiving differential data strobe signals and application processor having the memory controller | |
US8938578B2 (en) | Memory device with multi-mode deserializer | |
US6782459B1 (en) | Method and apparatus for controlling a read valid window of a synchronous memory device | |
US6629222B1 (en) | Apparatus for synchronizing strobe and data signals received from a RAM | |
US9368172B2 (en) | Read strobe gating mechanism | |
US6889335B2 (en) | Memory controller receiver circuitry with tri-state noise immunity | |
US20240428835A1 (en) | Signal receiver with skew-tolerant strobe gating | |
EP1396786A1 (en) | Bridge circuit for use in retiming in a semiconductor integrated circuit | |
US6181638B1 (en) | Method for receiving data from a synchronous random access memory | |
US6397344B1 (en) | Apparatus for receiving data from a synchronous random access memory | |
US6597628B1 (en) | Auto-disable receive control for DDR receive strobes |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IOWA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON ELECTRONICS, INC.;REEL/FRAME:010763/0572 Effective date: 20000317 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: ROUND ROCK RESEARCH, LLC,NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416 Effective date: 20091223 Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416 Effective date: 20091223 |
|
FPAY | Fee payment |
Year of fee payment: 12 |