US5809517A - Detachable memory apparatus capable of varying number of wait states for access based on stored timing information - Google Patents
Detachable memory apparatus capable of varying number of wait states for access based on stored timing information Download PDFInfo
- Publication number
- US5809517A US5809517A US08/487,698 US48769895A US5809517A US 5809517 A US5809517 A US 5809517A US 48769895 A US48769895 A US 48769895A US 5809517 A US5809517 A US 5809517A
- Authority
- US
- United States
- Prior art keywords
- access
- wait states
- external memory
- reading
- detachable external
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
- G06F13/4243—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol
Definitions
- the present invention relates to an information processing apparatus with an interchangeable external memory such as a read only memory (“ROM”) card.
- ROM read only memory
- the number of wait states of the central processing unit (“CPU") which accesses an interchangeable external memory, is either fixed by hardware incorporated in the apparatus or controlled by hardware provided in the external memory.
- each external memory has to be provided with hardware for controlling the number of wait states.
- a signal line is required for controlling the number of wait states when interfacing with the external memory.
- an object of the present invention is to provide an apparatus capable of varying the number of wait states for access to an external memory by the CPU.
- Another object of the present invention is to provide an apparatus capable of effecting a process depending on the access time of the memory.
- an information processing apparatus comprising:
- an interchangeable external memory for storing data therein and holding information on the number of wait states for access
- a processor for accessing said external memory and processing the data stored therein;
- a reader for reading, from the external memory, the information on the number of wait states for access
- a setting device for setting the number of wait states for accessing the external memory by the processor, based on the information on the number of wait states for access read by the reader;
- a controller for controlling the access by the processor, according to the number of wait states set by the setting means.
- the information processing apparatus comprises:
- a processor for accessing the plurality of external memories and processing the stored information therein;
- a reader for reading the information on the number of wait states for access, from each of the plurality of external memories
- a setting device for setting the number of wait states for access to the external memories by the processor, based on the plurality of information on the number of wait states for access, read by the reader;
- a controller for controlling the access by the processor, according to the number of wait states set by the setting device.
- the information processing apparatus comprises:
- an interchangeable external memory for storing data therein and holding a number of wait states for access
- a processor for accessing the external memory and processing the data stored therein;
- a reader for reading, from the external memory, the number of wait states for access
- a setting device for setting the number of wait states for access to the external memory by the processor at the value read by the reader
- a controller for controlling the access by the processor, according to the number of wait states set by the setting device.
- FIG. 1 is a block diagram of an information processing apparatus in accordance with an embodiment of the present invention.
- FIG. 2 is a flow chart of a process for setting the number of wait states.
- FIG. 1 An embodiment as shown in FIG. 1.
- FIG. 1 shows a CPU 1 for controlling the entire apparatus; an address bus 2 for transferring an address signal indicating the object of control of the CPU 1; a data bus 3 for transferring data among different units of the apparatus; a ROM 4 for storing various programs and data, including a program for setting the number of wait states to be explained later, the ROM can be replaced by an equivalent device capable of storing programs and data; random-access memory 5 ("RAM" 5) used as a work area for the CPU 1; and interface circuit 6 composed ordinarily of a buffer circuit for an external memory; and an external memory 7 which can be a non-volatile memory such as a ROM or a non-volatile random-access memory (“NVRAM”) where access is made by the CPU 1 through the external memory interface circuit 6.
- RAM random-access memory 5
- NVRAM non-volatile random-access memory
- a programmable wait state number control circuit 8 controls the number of wait states for accessing the external memory 7 by the CPU 1, according to the number of wait states designated in the program of the CPU 1.
- a wait state number control signal 9 is provided by the control circuit 8 to the CPU 1.
- FIG. 2 is a flow chart of a process for setting the number of wait states for access to the external memory.
- step 10 sets the largest settable number of wait states in the programmable wait state number control circuit 8.
- step 11 the CPU 1 reads, through an external memory interface circuit 6, information on the number of wait states provided in advance by the external memory 7, such as a ROM or NVRAM.
- the information can be the number of wait states, or the access time of the external memory 7.
- step 12 determines the number of wait states, based on the information from the number of wait states obtained in the step 11. The number is either obtained directly from the information, if the information represents the number of wait states, or calculated by the CPU 1 if the information indicates the access time of the external memory 7.
- step 13 sets the number of wait states, determined in the step 12, for the programmable control circuit 8.
- the number of wait states for accessing the external memory 7 by the CPU 1 through the interface circuit 6 is set in the programmable wait state number control circuit 8. Accordingly, access to the external memory 7 by the CPU 1 is thereafter made using this number of wait states.
- the foregoing embodiment allows the CPU 1 to access the external memory 7 with the number of wait states derived from the access speed thereof, without hardware for controlling the number of wait states in the external memory.
- the external memory 7 is assumed to have only one number of wait states, but a plurality of memory means with different numbers of wait states may be present in the external memory 7.
- information on such different numbers of wait states are stored in advance by the memory means of the external memory 7, and step 11 in FIG. 2 reads the information respectively from the memory means of the external memory 7 and selects the largest number of wait states among the information obtained. Accordingly, access to the external memory 7 is made with the number of wait state matching the lowest access speed of the plurality of memory means present in the external memory 7.
- the present invention obtains information on the number of wait states for accessing an interchangeable external memory by a CPU and controls the number of wait states for accessing external memory according to the information obtained. This allows access to the external memory where the number of wait states matches the access speed of the external memory, and performs this without extra hardware in the external memory for controlling the number of wait states.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Executing Machine-Instructions (AREA)
- Memory System (AREA)
Abstract
An information processing apparatus capable of varying the number of wait states for access to the memory according to the access time. An interchangeable external memory unit stores data on the number of wait states for access, and the apparatus reads the data and accordingly controls the number of wait states, thus realizing an optimum process speed.
Description
This application is a continuation of application Ser. No. 08/048,939, filed Apr. 20, 1993, now abandoned, which was a continuation of application Ser. No. 07/485,474, filed Feb. 27, 1990, now abandoned.
1. Field of the Invention
The present invention relates to an information processing apparatus with an interchangeable external memory such as a read only memory ("ROM") card.
2. Related Background Art
With conventional information processing apparatus, the number of wait states of the central processing unit ("CPU"), which accesses an interchangeable external memory, is either fixed by hardware incorporated in the apparatus or controlled by hardware provided in the external memory.
However, such conventional structure has been associated with the following drawbacks:
(1) When the number of wait states for access to the external memory by the CPU is fixed by hardware incorporated in the apparatus, increased processing speed cannot be obtained even with an external memory having higher access speed (which is capable of functioning with a fewer number of wait states) because the number of wait states is fixed in the hardware of the apparatus.
(2) When the number of wait states for access to the external memory by the CPU is controlled by hardware of the external memory, each external memory has to be provided with hardware for controlling the number of wait states.
Also, a signal line is required for controlling the number of wait states when interfacing with the external memory.
In consideration of the foregoing, an object of the present invention is to provide an apparatus capable of varying the number of wait states for access to an external memory by the CPU.
Another object of the present invention is to provide an apparatus capable of effecting a process depending on the access time of the memory.
The foregoing objects can be attained, according to an embodiment of the present invention, by an information processing apparatus comprising:
an interchangeable external memory for storing data therein and holding information on the number of wait states for access;
a processor for accessing said external memory and processing the data stored therein;
a reader for reading, from the external memory, the information on the number of wait states for access;
a setting device for setting the number of wait states for accessing the external memory by the processor, based on the information on the number of wait states for access read by the reader; and
a controller for controlling the access by the processor, according to the number of wait states set by the setting means.
In another embodiment of the present invention, the information processing apparatus comprises:
a plurality of interchangeable external memories for storing data, each holding information on the number of wait states for access;
a processor for accessing the plurality of external memories and processing the stored information therein;
a reader for reading the information on the number of wait states for access, from each of the plurality of external memories;
a setting device for setting the number of wait states for access to the external memories by the processor, based on the plurality of information on the number of wait states for access, read by the reader; and
a controller for controlling the access by the processor, according to the number of wait states set by the setting device.
In still another embodiment of the present invention, the information processing apparatus comprises:
an interchangeable external memory for storing data therein and holding a number of wait states for access;
a processor for accessing the external memory and processing the data stored therein;
a reader for reading, from the external memory, the number of wait states for access;
a setting device for setting the number of wait states for access to the external memory by the processor at the value read by the reader; and
a controller for controlling the access by the processor, according to the number of wait states set by the setting device.
FIG. 1 is a block diagram of an information processing apparatus in accordance with an embodiment of the present invention; and
FIG. 2 is a flow chart of a process for setting the number of wait states.
Now the present invention will be clarified in more detail by an embodiment as shown in FIG. 1.
FIG. 1 shows a CPU 1 for controlling the entire apparatus; an address bus 2 for transferring an address signal indicating the object of control of the CPU 1; a data bus 3 for transferring data among different units of the apparatus; a ROM 4 for storing various programs and data, including a program for setting the number of wait states to be explained later, the ROM can be replaced by an equivalent device capable of storing programs and data; random-access memory 5 ("RAM" 5) used as a work area for the CPU 1; and interface circuit 6 composed ordinarily of a buffer circuit for an external memory; and an external memory 7 which can be a non-volatile memory such as a ROM or a non-volatile random-access memory ("NVRAM") where access is made by the CPU 1 through the external memory interface circuit 6.
A programmable wait state number control circuit 8 controls the number of wait states for accessing the external memory 7 by the CPU 1, according to the number of wait states designated in the program of the CPU 1. A wait state number control signal 9 is provided by the control circuit 8 to the CPU 1.
FIG. 2 is a flow chart of a process for setting the number of wait states for access to the external memory.
Referring to FIG. 2, the following explains the sequence for setting the number of wait states for accessing the external memory 7. First, prior to accessing the external memory 7, step 10 sets the largest settable number of wait states in the programmable wait state number control circuit 8. Then, in step 11, the CPU 1 reads, through an external memory interface circuit 6, information on the number of wait states provided in advance by the external memory 7, such as a ROM or NVRAM. The information can be the number of wait states, or the access time of the external memory 7. Step 12 determines the number of wait states, based on the information from the number of wait states obtained in the step 11. The number is either obtained directly from the information, if the information represents the number of wait states, or calculated by the CPU 1 if the information indicates the access time of the external memory 7. Then step 13 sets the number of wait states, determined in the step 12, for the programmable control circuit 8.
Through the above-explained process, the number of wait states for accessing the external memory 7 by the CPU 1 through the interface circuit 6 is set in the programmable wait state number control circuit 8. Accordingly, access to the external memory 7 by the CPU 1 is thereafter made using this number of wait states.
The foregoing embodiment allows the CPU 1 to access the external memory 7 with the number of wait states derived from the access speed thereof, without hardware for controlling the number of wait states in the external memory.
In the foregoing embodiment, the external memory 7 is assumed to have only one number of wait states, but a plurality of memory means with different numbers of wait states may be present in the external memory 7. In such case, information on such different numbers of wait states are stored in advance by the memory means of the external memory 7, and step 11 in FIG. 2 reads the information respectively from the memory means of the external memory 7 and selects the largest number of wait states among the information obtained. Accordingly, access to the external memory 7 is made with the number of wait state matching the lowest access speed of the plurality of memory means present in the external memory 7.
As explained in the foregoing, the present invention obtains information on the number of wait states for accessing an interchangeable external memory by a CPU and controls the number of wait states for accessing external memory according to the information obtained. This allows access to the external memory where the number of wait states matches the access speed of the external memory, and performs this without extra hardware in the external memory for controlling the number of wait states.
Claims (15)
1. An information processing apparatus for accessing a detachable external memory means based on a number of wait states for access comprising:
first setting means for setting the number of wait states for first access to said detachable external memory means at a maximum value;
reading means for accessing said detachable external memory means, said reading means performing a first access to said detachable external memory means based on the number of wait states for first access set by said first setting means and for reading access time information from said detachable external memory means;
second setting means for setting the number of wait states for second access to said detachable external memory means based on the access time information read by said reading means; and
control means for controlling second access to said detachable external memory means by said reading means based on the number of wait states for second access set by said second setting means.
2. In an information processing apparatus for accessing a detachable external memory means, a method of accessing the detachable external memory means comprising the steps of:
performing a first access of the detachable external memory means based on a largest number of wait states for first access;
reading, during said first access, access time information from the detachable external memory means;
setting the number of wait states for second access from the access time information read in said reading step; and
accessing the detachable external memory means based on the number of wait states for second access set by said setting step.
3. An information processing apparatus for accessing a detachable external memory means based on a number of wait states for access comprising:
setting means for setting a number of wait states for first access to said detachable external memory means at a maximum value;
reading means for accessing said detachable external memory means, said reading means performing a first access to said detachable external memory means based on the number of wait states for first access set by said setting means and for reading the number of wait states for second access from said detachable external memory means; and
control means for setting the number of the wait states for second access by said reading means and controlling second access to said detachable external memory means by said reading means based on the number of wait states for second access read by said reading means.
4. In an information processing apparatus for accessing a detachable external memory means based on a number of wait states for access, a method of accessing the detachable external memory means comprising the steps of:
performing a first access of the detachable external memory means based on a largest number of wait states for first access;
reading, during said first access, the number of wait states for second access; and
accessing the detachable external memory means based on the number of wait states for second access read in said reading step.
5. An information processing apparatus for accessing a detachable external memory means based on a number of wait states for access comprising:
setting means for setting a number of wait states for first access to said detachable external memory means at a maximum value;
reading means for accessing said detachable external memory means, said reading means performing a first access to said detachable external memory means based on the number of wait states for first access set by said setting means and for reading information on the number of wait states for second access from said detachable external memory means;
determining means for determining the number of wait states for second access based on the information on the number of wait states for second access read by said reading means; and
control means for setting the number of the wait states for second access by said reading means and controlling second access to said detachable external memory means by said reading means based on the number of wait states for second access determined by said determining means.
6. An information processing apparatus according to claim 5, wherein the information on the number of wait states for second access used by said determining means is the number of wait states for second access.
7. An information processing apparatus according to claim 5, wherein the information on the number of wait states for access used by said determining means is the access time of said external memory means.
8. A method of accessing a detachable external memory means in an information processing apparatus based on a number of wait states for access comprising the steps of:
performing a first access of said detachable external memory means based on a largest number of wait states for first access;
reading, during said first access, information on the number of wait states for second access;
setting the number of wait states for second access based on the information read in said reading step; and
accessing said detachable external memory means based on the number of wait states for second access set by said setting step.
9. A method according to claim 8, wherein the information on the number of wait states for second access used by said determining step is the number of wait states for second access.
10. A method according to claim 8, wherein the information on the number of wait states for second access used in said determining step is the access time of said detachable external memory means.
11. An information processing apparatus for accessing a detachable memory based on a number of predetermined wait states for access comprising:
reading means for reading a number of wait states peculiar to each memory from detachable first memory and detachable second memory;
setting means for setting a number of wait states for access read from among the number of wait states read from said first memory and said second memory by said reading means at a maximum value; and
control means for controlling access to said first memory and said second memory based on the number of wait states set by said setting means.
12. An apparatus according to claim 11, wherein said reading means reads a number of wait states peculiar to each of said first memory and said second memory from said first memory and said second memory at a maximum value.
13. An apparatus according to claim 11, wherein said reading means reads access time information peculiar to each of said first memory and said second memory from said first memory and said second memory and determines a number of wait states for access based on the access time information read by said reading means.
14. An apparatus according to claim 11, wherein said information processing apparatus is a controller for controlling a printer.
15. An apparatus according to claim 14, wherein said information processing apparatus comprises a printer.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US08/487,698 US5809517A (en) | 1989-03-08 | 1995-06-07 | Detachable memory apparatus capable of varying number of wait states for access based on stored timing information |
Applications Claiming Priority (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1057303A JPH02235156A (en) | 1989-03-08 | 1989-03-08 | Information processor |
| JP1-57303 | 1989-03-08 | ||
| US48547490A | 1990-02-27 | 1990-02-27 | |
| US4893993A | 1993-04-20 | 1993-04-20 | |
| US08/487,698 US5809517A (en) | 1989-03-08 | 1995-06-07 | Detachable memory apparatus capable of varying number of wait states for access based on stored timing information |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US4893993A Continuation | 1989-03-08 | 1993-04-20 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| US5809517A true US5809517A (en) | 1998-09-15 |
Family
ID=13051791
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US08/487,698 Expired - Fee Related US5809517A (en) | 1989-03-08 | 1995-06-07 | Detachable memory apparatus capable of varying number of wait states for access based on stored timing information |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US5809517A (en) |
| EP (1) | EP0386935B1 (en) |
| JP (1) | JPH02235156A (en) |
| DE (1) | DE69023679T2 (en) |
| SG (1) | SG43275A1 (en) |
Cited By (34)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6067606A (en) * | 1997-12-15 | 2000-05-23 | Intel Corporation | Computer processor with dynamic setting of latency values for memory access |
| US6356987B1 (en) | 1999-03-10 | 2002-03-12 | Atmel Corporation | Microprocessing device having programmable wait states |
| US20020035654A1 (en) * | 2000-09-20 | 2002-03-21 | Yasufumi Mori | Semiconductor device and a computer product |
| US20020184420A1 (en) * | 2001-04-06 | 2002-12-05 | Stmicroelectronics S.R.I. | Device and method for managing wait cycles while reading a nonvolatile memory |
| US20030062922A1 (en) * | 2001-09-28 | 2003-04-03 | Xilinx, Inc. | Programmable gate array having interconnecting logic to support embedded fixed logic circuitry |
| US6662285B1 (en) * | 2001-01-09 | 2003-12-09 | Xilinx, Inc. | User configurable memory system having local and global memory blocks |
| US6714993B1 (en) | 2000-05-22 | 2004-03-30 | Legerity, Inc. | Programmable memory based control for generating optimal timing to access serial flash devices |
| US6754882B1 (en) | 2002-02-22 | 2004-06-22 | Xilinx, Inc. | Method and system for creating a customized support package for an FPGA-based system-on-chip (SoC) |
| US6772405B1 (en) | 2002-06-13 | 2004-08-03 | Xilinx, Inc. | Insertable block tile for interconnecting to a device embedded in an integrated circuit |
| US6820248B1 (en) | 2002-02-14 | 2004-11-16 | Xilinx, Inc. | Method and apparatus for routing interconnects to devices with dissimilar pitches |
| US6839874B1 (en) | 2002-02-28 | 2005-01-04 | Xilinx, Inc. | Method and apparatus for testing an embedded device |
| US20050028157A1 (en) * | 2003-07-31 | 2005-02-03 | International Business Machines Corporation | Automated hang detection in Java thread dumps |
| US20050040850A1 (en) * | 2001-09-28 | 2005-02-24 | Xilinx, Inc. | Programmable gate array and embedded circuitry initialization and processing |
| US20050058186A1 (en) * | 2003-09-11 | 2005-03-17 | Xilinx, Inc. | Channel bonding of a plurality of multi-gigabit transceivers |
| US6886092B1 (en) | 2001-11-19 | 2005-04-26 | Xilinx, Inc. | Custom code processing in PGA by providing instructions from fixed logic processor portion to programmable dedicated processor portion |
| US6934922B1 (en) | 2002-02-27 | 2005-08-23 | Xilinx, Inc. | Timing performance analysis |
| US6941433B1 (en) * | 2002-05-22 | 2005-09-06 | Juniper Networks, Inc. | Systems and methods for memory read response latency detection |
| US6961919B1 (en) | 2002-03-04 | 2005-11-01 | Xilinx, Inc. | Method of designing integrated circuit having both configurable and fixed logic circuitry |
| US6973405B1 (en) | 2002-05-22 | 2005-12-06 | Xilinx, Inc. | Programmable interactive verification agent |
| US6976160B1 (en) | 2002-02-22 | 2005-12-13 | Xilinx, Inc. | Method and system for controlling default values of flip-flops in PGA/ASIC-based designs |
| US6983405B1 (en) | 2001-11-16 | 2006-01-03 | Xilinx, Inc., | Method and apparatus for testing circuitry embedded within a field programmable gate array |
| US6996758B1 (en) | 2001-11-16 | 2006-02-07 | Xilinx, Inc. | Apparatus for testing an interconnecting logic fabric |
| US7007121B1 (en) | 2002-02-27 | 2006-02-28 | Xilinx, Inc. | Method and apparatus for synchronized buses |
| US7058920B2 (en) | 2001-05-06 | 2006-06-06 | Altera Corporation | Methods for designing PLD architectures for flexible placement of IP function blocks |
| US7076595B1 (en) | 2001-05-18 | 2006-07-11 | Xilinx, Inc. | Programmable logic device including programmable interface core and central processing unit |
| US7085973B1 (en) | 2002-07-09 | 2006-08-01 | Xilinx, Inc. | Testing address lines of a memory controller |
| US7088767B1 (en) | 2002-03-01 | 2006-08-08 | Xilinx, Inc. | Method and apparatus for operating a transceiver in different data rates |
| US7092865B1 (en) | 2002-09-10 | 2006-08-15 | Xilinx, Inc. | Method and apparatus for timing modeling |
| US7099426B1 (en) | 2002-09-03 | 2006-08-29 | Xilinx, Inc. | Flexible channel bonding and clock correction operations on a multi-block data path |
| US7111217B1 (en) | 2002-02-28 | 2006-09-19 | Xilinx, Inc. | Method and system for flexibly nesting JTAG TAP controllers for FPGA-based system-on-chip (SoC) |
| US7111220B1 (en) | 2002-03-01 | 2006-09-19 | Xilinx, Inc. | Network physical layer with embedded multi-standard CRC generator |
| US7187709B1 (en) | 2002-03-01 | 2007-03-06 | Xilinx, Inc. | High speed configurable transceiver architecture |
| US20080248734A1 (en) * | 2004-11-29 | 2008-10-09 | Rajeev Bajaj | Method and apparatus for improved chemical mechanical planarization and cmp pad |
| US20090259802A1 (en) * | 2008-04-15 | 2009-10-15 | Microsoft Corporation | Smart device recordation |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH03210649A (en) * | 1990-01-12 | 1991-09-13 | Fujitsu Ltd | Microcomputer and its bus cycle control method |
| GB2244174B (en) * | 1990-05-15 | 1994-10-05 | Intel Corp | Apparatus for selecting number of wait states in burst eprom architecture |
| US5522064A (en) * | 1990-10-01 | 1996-05-28 | International Business Machines Corporation | Data processing apparatus for dynamically setting timings in a dynamic memory system |
| JPH04192047A (en) * | 1990-11-27 | 1992-07-10 | Toshiba Corp | Personal computer |
| JPH0715665B2 (en) * | 1991-06-10 | 1995-02-22 | インターナショナル・ビジネス・マシーンズ・コーポレイション | Personal computer |
| US5481675A (en) * | 1992-05-12 | 1996-01-02 | International Business Machines Corporation | Asynchronous serial communication system for delaying with software dwell time a receiving computer's acknowledgement in order for the transmitting computer to see the acknowledgement |
| US6407949B1 (en) * | 1999-12-17 | 2002-06-18 | Qualcomm, Incorporated | Mobile communication device having integrated embedded flash and SRAM memory |
Citations (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4217637A (en) * | 1977-04-20 | 1980-08-12 | International Computers Limited | Data processing unit with two clock speeds |
| US4608689A (en) * | 1981-12-04 | 1986-08-26 | Canon Kabushiki Kaisha | Data processing and transfer apparatus |
| US4636939A (en) * | 1982-07-16 | 1987-01-13 | At&T Bell Laboratories | Parallel bus protocol |
| US4665495A (en) * | 1984-07-23 | 1987-05-12 | Texas Instruments Incorporated | Single chip dram controller and CRT controller |
| US4680701A (en) * | 1984-04-11 | 1987-07-14 | Texas Instruments Incorporated | Asynchronous high speed processor having high speed memories with domino circuits contained therein |
| US4691289A (en) * | 1984-07-23 | 1987-09-01 | Texas Instruments Incorporated | State machine standard cell that supports both a Moore and a Mealy implementation |
| US4737908A (en) * | 1985-03-29 | 1988-04-12 | Fujitsu Limited | Buffer memory control system |
| US4872138A (en) * | 1987-06-03 | 1989-10-03 | Bull Hn Information Systems Italia S.P.A. | Transparent cache memory |
| US4954951A (en) * | 1970-12-28 | 1990-09-04 | Hyatt Gilbert P | System and method for increasing memory performance |
| US4956804A (en) * | 1984-01-20 | 1990-09-11 | Canon Kabushiki Kaisha | Data processing system with memories access time counting and information processor wait signal generating circuitries |
| US5038282A (en) * | 1988-05-11 | 1991-08-06 | Massachusetts Institute Of Technology | Synchronous processor with simultaneous instruction processing and data transfer |
| US5113518A (en) * | 1988-06-03 | 1992-05-12 | Durst Jr Robert T | Method and system for preventing unauthorized use of software |
| US5278974A (en) * | 1989-12-04 | 1994-01-11 | Digital Equipment Corporation | Method and apparatus for the dynamic adjustment of data transfer timing to equalize the bandwidths of two buses in a computer system having different bandwidths |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61118850A (en) * | 1984-11-15 | 1986-06-06 | Nec Corp | Microprocessor |
| JPS6278640A (en) * | 1985-10-02 | 1987-04-10 | Mitsubishi Electric Corp | Main storage controller |
-
1989
- 1989-03-08 JP JP1057303A patent/JPH02235156A/en active Pending
-
1990
- 1990-02-28 DE DE69023679T patent/DE69023679T2/en not_active Expired - Fee Related
- 1990-02-28 SG SG1996006832A patent/SG43275A1/en unknown
- 1990-02-28 EP EP90302164A patent/EP0386935B1/en not_active Expired - Lifetime
-
1995
- 1995-06-07 US US08/487,698 patent/US5809517A/en not_active Expired - Fee Related
Patent Citations (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4954951A (en) * | 1970-12-28 | 1990-09-04 | Hyatt Gilbert P | System and method for increasing memory performance |
| US4217637A (en) * | 1977-04-20 | 1980-08-12 | International Computers Limited | Data processing unit with two clock speeds |
| US4608689A (en) * | 1981-12-04 | 1986-08-26 | Canon Kabushiki Kaisha | Data processing and transfer apparatus |
| US4636939A (en) * | 1982-07-16 | 1987-01-13 | At&T Bell Laboratories | Parallel bus protocol |
| US4956804A (en) * | 1984-01-20 | 1990-09-11 | Canon Kabushiki Kaisha | Data processing system with memories access time counting and information processor wait signal generating circuitries |
| US4680701A (en) * | 1984-04-11 | 1987-07-14 | Texas Instruments Incorporated | Asynchronous high speed processor having high speed memories with domino circuits contained therein |
| US4665495A (en) * | 1984-07-23 | 1987-05-12 | Texas Instruments Incorporated | Single chip dram controller and CRT controller |
| US4691289A (en) * | 1984-07-23 | 1987-09-01 | Texas Instruments Incorporated | State machine standard cell that supports both a Moore and a Mealy implementation |
| US4737908A (en) * | 1985-03-29 | 1988-04-12 | Fujitsu Limited | Buffer memory control system |
| US4872138A (en) * | 1987-06-03 | 1989-10-03 | Bull Hn Information Systems Italia S.P.A. | Transparent cache memory |
| US5038282A (en) * | 1988-05-11 | 1991-08-06 | Massachusetts Institute Of Technology | Synchronous processor with simultaneous instruction processing and data transfer |
| US5113518A (en) * | 1988-06-03 | 1992-05-12 | Durst Jr Robert T | Method and system for preventing unauthorized use of software |
| US5278974A (en) * | 1989-12-04 | 1994-01-11 | Digital Equipment Corporation | Method and apparatus for the dynamic adjustment of data transfer timing to equalize the bandwidths of two buses in a computer system having different bandwidths |
Non-Patent Citations (4)
| Title |
|---|
| "Matching Processor Timing Sequence To Different Memories," IBM Technical Disclosure Bulletin, Beaver et al., Vo. 24, No. 12, May 1982, pp. 6256-6257. |
| "Peel Device Architectures Enchance Microprocessor System Logic Applications," WESCON/87 Conference Record, Jigour et al., vol. 31, 1987, pp. 18/4 (1-8). |
| Matching Processor Timing Sequence To Different Memories, IBM Technical Disclosure Bulletin, Beaver et al., Vo. 24, No. 12, May 1982, pp. 6256 6257. * |
| Peel Device Architectures Enchance Microprocessor System Logic Applications, WESCON/87 Conference Record, Jigour et al., vol. 31, 1987, pp. 18/4 (1 8). * |
Cited By (61)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6067606A (en) * | 1997-12-15 | 2000-05-23 | Intel Corporation | Computer processor with dynamic setting of latency values for memory access |
| US6356987B1 (en) | 1999-03-10 | 2002-03-12 | Atmel Corporation | Microprocessing device having programmable wait states |
| US6714993B1 (en) | 2000-05-22 | 2004-03-30 | Legerity, Inc. | Programmable memory based control for generating optimal timing to access serial flash devices |
| US20020035654A1 (en) * | 2000-09-20 | 2002-03-21 | Yasufumi Mori | Semiconductor device and a computer product |
| US6748464B2 (en) * | 2000-09-20 | 2004-06-08 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device comprising CPU and peripheral circuit wherein control unit performs wait cycle control that makes peripheral circuit wait a predetermined time before responding to CPU |
| US6662285B1 (en) * | 2001-01-09 | 2003-12-09 | Xilinx, Inc. | User configurable memory system having local and global memory blocks |
| US20020184420A1 (en) * | 2001-04-06 | 2002-12-05 | Stmicroelectronics S.R.I. | Device and method for managing wait cycles while reading a nonvolatile memory |
| US6917994B2 (en) * | 2001-04-06 | 2005-07-12 | Stmicroelectronics S.R.L. | Device and method for automatically generating an appropriate number of wait cycles while reading a nonvolatile memory |
| US9094014B2 (en) | 2001-05-06 | 2015-07-28 | Altera Corporation | PLD architecture for flexible placement of IP function blocks |
| US7584447B2 (en) | 2001-05-06 | 2009-09-01 | Altera Corporation | PLD architecture for flexible placement of IP function blocks |
| US7058920B2 (en) | 2001-05-06 | 2006-06-06 | Altera Corporation | Methods for designing PLD architectures for flexible placement of IP function blocks |
| US8201129B2 (en) | 2001-05-06 | 2012-06-12 | Altera Corporation | PLD architecture for flexible placement of IP function blocks |
| US8732646B2 (en) | 2001-05-06 | 2014-05-20 | Altera Corporation | PLD architecture for flexible placement of IP function blocks |
| US8407649B2 (en) | 2001-05-06 | 2013-03-26 | Altera Corporation | PLD architecture for flexible placement of IP function blocks |
| US7266632B2 (en) | 2001-05-18 | 2007-09-04 | Xilinx, Inc. | Programmable logic device including programmable interface core and central processing unit |
| US7406557B2 (en) | 2001-05-18 | 2008-07-29 | Xilinx, Inc. | Programmable logic device including programmable interface core and central processing unit |
| US7076595B1 (en) | 2001-05-18 | 2006-07-11 | Xilinx, Inc. | Programmable logic device including programmable interface core and central processing unit |
| US20060236018A1 (en) * | 2001-05-18 | 2006-10-19 | Xilinx, Inc. | Programmable logic device including programmable interface core and central processing unit |
| US20070255886A1 (en) * | 2001-05-18 | 2007-11-01 | Xilinx, Inc. | Programmable logic device including programmable interface core and central processing unit |
| US20050040850A1 (en) * | 2001-09-28 | 2005-02-24 | Xilinx, Inc. | Programmable gate array and embedded circuitry initialization and processing |
| US20030062922A1 (en) * | 2001-09-28 | 2003-04-03 | Xilinx, Inc. | Programmable gate array having interconnecting logic to support embedded fixed logic circuitry |
| US7420392B2 (en) | 2001-09-28 | 2008-09-02 | Xilinx, Inc. | Programmable gate array and embedded circuitry initialization and processing |
| US6798239B2 (en) | 2001-09-28 | 2004-09-28 | Xilinx, Inc. | Programmable gate array having interconnecting logic to support embedded fixed logic circuitry |
| US7080300B1 (en) | 2001-11-16 | 2006-07-18 | Xilinx, Inc. | Testing a programmable logic device with embedded fixed logic using a scan chain |
| US6983405B1 (en) | 2001-11-16 | 2006-01-03 | Xilinx, Inc., | Method and apparatus for testing circuitry embedded within a field programmable gate array |
| US6996758B1 (en) | 2001-11-16 | 2006-02-07 | Xilinx, Inc. | Apparatus for testing an interconnecting logic fabric |
| US7194600B2 (en) | 2001-11-19 | 2007-03-20 | Xilinx, Inc. | Method and apparatus for processing data with a programmable gate array using fixed and programmable processors |
| US6886092B1 (en) | 2001-11-19 | 2005-04-26 | Xilinx, Inc. | Custom code processing in PGA by providing instructions from fixed logic processor portion to programmable dedicated processor portion |
| US7539848B1 (en) | 2001-11-19 | 2009-05-26 | Xilinx, Inc. | Configurable logic fabric including two fixed logic processors with individual interface to receive availability signal from custom operation code configured processor |
| US6820248B1 (en) | 2002-02-14 | 2004-11-16 | Xilinx, Inc. | Method and apparatus for routing interconnects to devices with dissimilar pitches |
| US6976160B1 (en) | 2002-02-22 | 2005-12-13 | Xilinx, Inc. | Method and system for controlling default values of flip-flops in PGA/ASIC-based designs |
| US6996796B2 (en) | 2002-02-22 | 2006-02-07 | Xilinx, Inc. | Method and system for creating a customized support package for an FPGA-based system-on-chip (SoC) |
| US20040225992A1 (en) * | 2002-02-22 | 2004-11-11 | Xilinx, Inc. | Method and system for creating a customized support package for an FPGA-based system-on-chip (SoC) |
| US7552415B2 (en) | 2002-02-22 | 2009-06-23 | Xilinx, Inc. | Method and system for creating a customized support package for an FPGA-based system-on-chip (SoC) |
| US6754882B1 (en) | 2002-02-22 | 2004-06-22 | Xilinx, Inc. | Method and system for creating a customized support package for an FPGA-based system-on-chip (SoC) |
| US6934922B1 (en) | 2002-02-27 | 2005-08-23 | Xilinx, Inc. | Timing performance analysis |
| US7007121B1 (en) | 2002-02-27 | 2006-02-28 | Xilinx, Inc. | Method and apparatus for synchronized buses |
| US7254794B1 (en) | 2002-02-27 | 2007-08-07 | Xilinx, Inc. | Timing performance analysis |
| US7111217B1 (en) | 2002-02-28 | 2006-09-19 | Xilinx, Inc. | Method and system for flexibly nesting JTAG TAP controllers for FPGA-based system-on-chip (SoC) |
| US6839874B1 (en) | 2002-02-28 | 2005-01-04 | Xilinx, Inc. | Method and apparatus for testing an embedded device |
| US7111220B1 (en) | 2002-03-01 | 2006-09-19 | Xilinx, Inc. | Network physical layer with embedded multi-standard CRC generator |
| US7187709B1 (en) | 2002-03-01 | 2007-03-06 | Xilinx, Inc. | High speed configurable transceiver architecture |
| US7088767B1 (en) | 2002-03-01 | 2006-08-08 | Xilinx, Inc. | Method and apparatus for operating a transceiver in different data rates |
| US6961919B1 (en) | 2002-03-04 | 2005-11-01 | Xilinx, Inc. | Method of designing integrated circuit having both configurable and fixed logic circuitry |
| US6941433B1 (en) * | 2002-05-22 | 2005-09-06 | Juniper Networks, Inc. | Systems and methods for memory read response latency detection |
| US6973405B1 (en) | 2002-05-22 | 2005-12-06 | Xilinx, Inc. | Programmable interactive verification agent |
| US6772405B1 (en) | 2002-06-13 | 2004-08-03 | Xilinx, Inc. | Insertable block tile for interconnecting to a device embedded in an integrated circuit |
| US7085973B1 (en) | 2002-07-09 | 2006-08-01 | Xilinx, Inc. | Testing address lines of a memory controller |
| US7526689B1 (en) | 2002-07-09 | 2009-04-28 | Xilinx, Inc. | Testing address lines of a memory controller |
| US7099426B1 (en) | 2002-09-03 | 2006-08-29 | Xilinx, Inc. | Flexible channel bonding and clock correction operations on a multi-block data path |
| US7379855B1 (en) | 2002-09-10 | 2008-05-27 | Xilinx, Inc. | Method and apparatus for timing modeling |
| US7092865B1 (en) | 2002-09-10 | 2006-08-15 | Xilinx, Inc. | Method and apparatus for timing modeling |
| US7502968B2 (en) | 2003-07-31 | 2009-03-10 | International Business Machines Corporation | Automated hang detection in java thread dumps |
| US20080046782A1 (en) * | 2003-07-31 | 2008-02-21 | Michel Betancourt | Automated Hang Detection in Java Thread Dumps |
| US7278057B2 (en) | 2003-07-31 | 2007-10-02 | International Business Machines Corporation | Automated hang detection in Java thread dumps |
| US20050028157A1 (en) * | 2003-07-31 | 2005-02-03 | International Business Machines Corporation | Automated hang detection in Java thread dumps |
| US7421014B2 (en) | 2003-09-11 | 2008-09-02 | Xilinx, Inc. | Channel bonding of a plurality of multi-gigabit transceivers |
| US20050058186A1 (en) * | 2003-09-11 | 2005-03-17 | Xilinx, Inc. | Channel bonding of a plurality of multi-gigabit transceivers |
| US20080248734A1 (en) * | 2004-11-29 | 2008-10-09 | Rajeev Bajaj | Method and apparatus for improved chemical mechanical planarization and cmp pad |
| US20090259802A1 (en) * | 2008-04-15 | 2009-10-15 | Microsoft Corporation | Smart device recordation |
| US8156297B2 (en) | 2008-04-15 | 2012-04-10 | Microsoft Corporation | Smart device recordation |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH02235156A (en) | 1990-09-18 |
| DE69023679D1 (en) | 1996-01-04 |
| DE69023679T2 (en) | 1996-05-02 |
| SG43275A1 (en) | 1997-10-17 |
| EP0386935A3 (en) | 1991-06-19 |
| EP0386935B1 (en) | 1995-11-22 |
| EP0386935A2 (en) | 1990-09-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5809517A (en) | Detachable memory apparatus capable of varying number of wait states for access based on stored timing information | |
| US4499536A (en) | Signal transfer timing control using stored data relating to operating speeds of memory and processor | |
| EP0432575B1 (en) | Data processor having wait state control unit | |
| US5070473A (en) | Microprocessor | |
| JPH04363746A (en) | Microcomputer system having dma function | |
| US5717949A (en) | System for reading transfer control parameters based on identification codes stored in first and second registers storing destination identification and designated control section identification data | |
| US6292853B1 (en) | DMA controller adapted for transferring data in two-dimensional mapped address space | |
| EP0426111A2 (en) | Memory control system | |
| KR100899514B1 (en) | How to Interface a Processor to External Memory That Supports Burst Mode | |
| EP0461631A2 (en) | Data storing device having a plurality of registers allotted for one address | |
| US6651152B1 (en) | Microcomputer including download circuit controlling data download to plurality of memories | |
| EP0766181B1 (en) | Bust mode data transfer in a data processing system | |
| JP3096382B2 (en) | DMA circuit | |
| US5408635A (en) | Method of controlling data output by direct memory access | |
| JP3496942B2 (en) | Memory access method | |
| KR0168973B1 (en) | Rom accessing method and its apparatus | |
| JPH04346153A (en) | Method for controlling memory access bus and its information processor | |
| KR940005003Y1 (en) | Dynamic memory access system | |
| JP2814849B2 (en) | Communication control device | |
| JPH0685154B2 (en) | Intermediate buffer control method | |
| JPS63112896A (en) | Memory initializing device | |
| JPS6168654A (en) | Memory control method | |
| KR19990058930A (en) | Deamic controller and method for changing priority of deamplification request signal using same | |
| JPS58181134A (en) | data transfer circuit | |
| JPH05143249A (en) | Transfer data processor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| FPAY | Fee payment |
Year of fee payment: 4 |
|
| FPAY | Fee payment |
Year of fee payment: 8 |
|
| REMI | Maintenance fee reminder mailed | ||
| LAPS | Lapse for failure to pay maintenance fees | ||
| STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
| FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20100915 |