[go: up one dir, main page]

US5188984A - Semiconductor device and production method thereof - Google Patents

Semiconductor device and production method thereof Download PDF

Info

Publication number
US5188984A
US5188984A US07/649,183 US64918391A US5188984A US 5188984 A US5188984 A US 5188984A US 64918391 A US64918391 A US 64918391A US 5188984 A US5188984 A US 5188984A
Authority
US
United States
Prior art keywords
compound semiconductor
semiconductor chip
concave portion
circuit pattern
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US07/649,183
Inventor
Masanori Nishiguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sumitomo Electric Industries Ltd
Original Assignee
Sumitomo Electric Industries Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sumitomo Electric Industries Ltd filed Critical Sumitomo Electric Industries Ltd
Priority to US07/649,183 priority Critical patent/US5188984A/en
Application granted granted Critical
Publication of US5188984A publication Critical patent/US5188984A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/30604—Chemical etching
    • H01L21/30608—Anisotropic liquid etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H01L23/147—Semiconductor insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body (electrodes)
    • H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body (electrodes) consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241—Disposition
    • H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241—Disposition
    • H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/24227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect not connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the semiconductor or solid-state body being mounted in a cavity or on a protrusion of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01014—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0105—Tin [Sn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/15165—Monolayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/30105—Capacitance
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/30107—Inductance
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance

Definitions

  • the present invention relates to a semiconductor device in which a high speed and high integrated compound semiconductor element such as gallium arsenide is used, particularly relates to a semiconductor device which is used in a high speed signal processing, and also relates to a method for producing such a semiconductor device.
  • gallium arsenide semiconductor device for performing a high speed signal processing in a high frequency band, particularly in a GHz band and higher frequency band.
  • FIG. 1 shows an example of a conventional packaging type of a semiconductor device in which gallium arsenide is used as a semiconductor element.
  • FIG. 1(a) is a sectional view showing an example of a constitution of a conventional gallium arsenide semiconductor device.
  • a semiconductor chip 3 made of gallium arsenide in a concave portion 2 provided in the central portion of a base 1 made of ceramics such as alumina and electrodes (not shown) of the gallium arsenide chip 3 are connected to terminals of a thick film printed circuit 4 formed on the peripheral portion of the concave portion 2 on the base 1 through bonding wires 5 made of such as aurum material.
  • the surface of the ceramic base 1 is so uneven that it is difficult to form a circuit with high precision thereon. Therefore, the minimum width of a thick film printed circuit 4 is approximately 100 ⁇ m, resulting in that it is impossible to package a circuit with high density. Particularly, since it is difficult to form a ground circuit for isolation, impedance conformity cannot be performed, so that the degree of freedom of the connecting circuit pattern is small.
  • FIG. 1(b) is a sectional view showing another example of packaging type of a conventional semiconductor device.
  • a thin film circuit 12 on the flat upper surface of a ceramic base 11, and the thin film circuit 12 is connected through wires 14 to a gallium arsenide semiconductor chip 13 which is disposed to be die-bonded in the central portion of the base 11.
  • the minimum width of the thin film circuit 12 may be made only approximately 10 ⁇ m so that an integral multi-pack film circuit can not be formed, resulting in that the conventional semiconductor device is not suitable to a package with high density.
  • FIG. 1(c) is a sectional view showing still more another example of a packaging type of a conventional semiconductor device.
  • a gallium arsenide chip 23 in the central portion of the upper surface of a silicon substrate 21 having a thin film circuit layer 22 formed on the surface of the silicon substrate 21.
  • the thin film circuit layer 22 is connected to the gallium arsenide chip 23 through wires 24.
  • the minimum width of the thin film circuit layer may be made approximately 3 ⁇ m.
  • An object of the present invention is to provide a semiconductor device and the production method thereof, wherein the semiconductor device has a sufficiently high density of thin film circuit and has good characteristics of high speed operation.
  • the semiconductor device comprises; a compound semiconductor chip which is disposed in a concave portion, a silicon substrate having a first connecting circuit pattern formed on the surface of the silicon substrate and the concave defined on the substrate, said concave being surrounded by surrounding walls, flattening means for covering over a space between the compound semiconductor chip and the surrounding walls to provide a flat surface, and a second connecting circuit pattern formed on the flat surface for connecting between electrodes on the compound semiconductor chip and the first connecting circuit pattern on the silicon substrate.
  • the method for producing a semiconductor device comprises the steps of forming a first connecting circuit pattern on a substrate, implanting ion in said substrate in order to form an etching stopper layer in a predetermined depth of said substrate, etching a predetermined area of a silicon substrate up to the etching stopper layer to form a concave portion, accommodating a compound semiconductor chip in the concave portion, forming an insulating film layer for covering the space between the peripheral wall of the concave portion and the side wall of the compound semiconductor chip, and forming a second connecting circuit pattern on the insulating film for connecting between the electrodes on the compound semiconductor chip and said first connecting circuit pattern.
  • the etching process for forming the concave portion is performed after the etching stopper is formed.
  • the insulating resin film is formed covering over the space between the surrounding wall of the concave portion of the substrate and the side wall of the compound semiconductor chip, and the thin film connecting circuit pattern is formed on the insulating resin film. Therefore, the semiconductor device mentioned above can be surely manufactured without bonding wires.
  • FIGS. 1(a) to 1(c) are sectional views showing components of conventional gallium arsenide semiconductor devices
  • FIGS. 2(a) to 2(e) are process of manufacturing a semiconductor device according to the present invention.
  • FIG. 2(e) shows a plurality of semiconductor chips 50 after separation process by dicing, wherein a concave portion 54 is formed below the upper surface of a silicon substrate 51 on which a first connecting circuit pattern 60 is already formed and a gallium arsenide chip 55 is buried in the concave portion 54 so that the level of the upper surface of the gallium arsenide chip 55 coincides with the level of the upper surface of the silicon substrate 51.
  • an insulating resin film 56 on the surface of the gallium arsenide chip 55 and on the surface of the substrate 51, covering over the concave portion 54.
  • a thin film circuit layer 57 i.e., a second connecting circuit pattern made of aluminum for example on the insulating film 56.
  • bonding pads for wire bonding are unnecessary so that the space for the pads can be omitted, whereby more thin film circuits can be formed in the space corresponding to the space of the pads so that a high density circuit can be provided. Moreover, the lowering of the high frequency characteristic due to the capacity of the wire and the inductance can be prevented.
  • a silicon substrate 51 on the crystal orientation (100) surface on which a first connecting circuit pattern 60 is already formed in a predetermined pattern.
  • an etching stopper layer 52 by previously implanting ionized boron material in the substrate 51 so as to provide a high dosing density of 7 ⁇ 10 19 /cm 3 as shown in FIG. 2(a).
  • a layer 51a above the etching stopper layer 52 may be formed by an epitaxial growth of silicon single crystal after the ionized boron is implanted in the substrate 51.
  • the etching stopper layer 52 may be formed by way of deposit and diffusion method.
  • a mask 53 made of such as silicon dioxide (SiO 2 ) or silicon nitride (SiN) is formed on the surface of the silicon substrate 51 by patterning and the mask 53 is processed by anisotropic etching with etchant of mixed liquid of ethylenediamine, pyrocatechol and water.
  • concave portions 54 each having a side wall 54a of the crystal orientation (111) inclined at an angle of 54.7° to the horizontal surface as shown in FIG. 2(b).
  • the depth of the concave portion 54 is approximately 200 ⁇ m.
  • the depth of the concave may be controlled by controlling the etching time.
  • the mask 53 is removed and a gallium arsenide chip 55 of approximately 180 ⁇ m thick having an integrated circuit pattern (not shown) is disposed in the concave portion 54 so as to provide a die-bonding of approximately 20 ⁇ m thick with eutectic crystal alloy of aurum and tin for example.
  • the thickness of the gallium arsenide chip 55 and the die-bonding is equal to the depth of the concave portion 54, therefore, the level of the surface of the gallium arsenide chip 55 coincides with the level of the surface of the silicon substrate 51.
  • an insulating film 56 made of such as polyimide is coated on the whole surface of the substrate 51 and the surface of the electrodes of the chips 55 then the coated insulating film 56 is patterned so that the electrodes on the gallium arsenide chips 55 and the circuit on the surface of the substrate 51 are exposed.
  • the spaces between the surrounding wall 54a of the concave portion 54 and the side wall of the gallium arsenide chip 55 are not usually filled with filler perfectly, since the space are so minute that it is not necessary to fill the spaces perfectly, but the spaces may be also filled perfectly.
  • the conducting layer is patterned for forming an upper thin film connecting circuit layer 57 for connecting the electrodes on the gallium arsenide chip 55 and the first connecting circuit pattern 60 previously formed on the surface of the substrate 51.
  • the width of the upper thin film connecting circuit pattern 57 is approximately 10 ⁇ m, which is wider than that of a usual thin film circuit, and since there does not occur such a deformation such as occurs in a wire arrangement in the conventional semiconductor device, it is possible to make a thin film circuit having a higher circuit pattern density than that of the conventional device.
  • an insulating film such as a silicon nitride film or a silicon dioxide film is coated on the whole part of the surface by plasma CVD method or by ECR sputtering method so as to make a protecting film, and the substrate 51 is fixed onto the base (not shown) of the dicing device with adhesive tape 58. Then, the fixed substrate 51 is cut by means of a dicing bleed so that the substrate 51 is divided into a plurality of separated individual chips 50 as shown in FIG. 2(e).
  • the semiconductor chips obtained in this way are die-bonded to the base of a package with eutectic crystal alloy of tin and silver, for example, so as to make a semiconductor package.
  • etchant of ethylenediamine group is used for forming the concave portion
  • etchant of hydrazine group can be also used, and the material of the mask may be changed in accordance with the kind of the etchant.
  • the flattening thin film layer is not limited to polyimide layer and any material having good heat resistance and insulating ability can be used.
  • the material of the circuit layer is not limited to aluminum, and various kinds of conductive material can be used.
  • the surface of the silicon substrate is not limited to a crystal orientation (100) and when the surface of the silicon substrate is made to be a crystal orientation (110), a hole portion having a side wall vertical to the horizontal surface may be formed by etching process.
  • the compound semiconductor chip is disposed in the concave portion formed on the surface of the silicon substrate, and since the compound semiconductor chip is connected to the circuit on the surface of the silicon substrate through the thin film circuit, the time lag of transferring signals due to the circuit capacity which can not be avoided in wire-bonding may be prevented and there is an effect of expanding an area for forming a circuit.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Physics & Mathematics (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Chemical & Material Sciences (AREA)
  • General Chemical & Material Sciences (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Wire Bonding (AREA)
  • Weting (AREA)
  • Pressure Sensors (AREA)

Abstract

A semiconductor device is produced through processes that; ionized material is poured into a predetermined depth of a silicon substrate so as to be made into etching stopper layer, a predetermined area of the silicon substrate is etched up to the depth of the etching stopper layer so as to form a concave portion, a compound semiconductor chip is accommodated in the concave portion, insulating film is formed covering a space between the surrounding wall of the concave portion and the side wall of the compound semiconductor chip so as to be patterned, and that a second thin film circuit is so formed on the patterned insulating film as to connect between the electrodes on the compound semiconductor chip and a first thin film circuit which is previously formed on the surface of the silicon substrate.

Description

This is a continuation of application Ser. No. 07/430,925, filed on Nov. 2, 1989, which was abandoned, which is a continuation of application Ser. No. 07/256,455, filed on Oct. 12, 1988, now abandoned, which is a division of application Ser. No. 07/184,006, filed on Apr. 20, 1988, now abandoned.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a semiconductor device in which a high speed and high integrated compound semiconductor element such as gallium arsenide is used, particularly relates to a semiconductor device which is used in a high speed signal processing, and also relates to a method for producing such a semiconductor device.
2. Description of the Prior Art
In many cases, there has been used a gallium arsenide semiconductor device for performing a high speed signal processing in a high frequency band, particularly in a GHz band and higher frequency band.
FIG. 1 shows an example of a conventional packaging type of a semiconductor device in which gallium arsenide is used as a semiconductor element.
FIG. 1(a) is a sectional view showing an example of a constitution of a conventional gallium arsenide semiconductor device. As shown in FIG. 1(a), there is disposed a semiconductor chip 3 made of gallium arsenide in a concave portion 2 provided in the central portion of a base 1 made of ceramics such as alumina, and electrodes (not shown) of the gallium arsenide chip 3 are connected to terminals of a thick film printed circuit 4 formed on the peripheral portion of the concave portion 2 on the base 1 through bonding wires 5 made of such as aurum material.
However, the surface of the ceramic base 1 is so uneven that it is difficult to form a circuit with high precision thereon. Therefore, the minimum width of a thick film printed circuit 4 is approximately 100 μm, resulting in that it is impossible to package a circuit with high density. Particularly, since it is difficult to form a ground circuit for isolation, impedance conformity cannot be performed, so that the degree of freedom of the connecting circuit pattern is small.
FIG. 1(b) is a sectional view showing another example of packaging type of a conventional semiconductor device. As shown in FIG. 1(b), there is formed a thin film circuit 12 on the flat upper surface of a ceramic base 11, and the thin film circuit 12 is connected through wires 14 to a gallium arsenide semiconductor chip 13 which is disposed to be die-bonded in the central portion of the base 11. Even in this case, however, since the base 11 is made of ceramics, the minimum width of the thin film circuit 12 may be made only approximately 10 μm so that an integral multi-pack film circuit can not be formed, resulting in that the conventional semiconductor device is not suitable to a package with high density.
FIG. 1(c) is a sectional view showing still more another example of a packaging type of a conventional semiconductor device. As shown in FIG. 1(c), in this case, there is disposed and die-bonded a gallium arsenide chip 23 in the central portion of the upper surface of a silicon substrate 21 having a thin film circuit layer 22 formed on the surface of the silicon substrate 21. The thin film circuit layer 22 is connected to the gallium arsenide chip 23 through wires 24. In this case, since the flatness of the surface of the silicon substrate 21 is remarkably improved because of adopting a silicon substrate, the minimum width of the thin film circuit layer may be made approximately 3 μm.
However, in any case mentioned above, since wires are used for connecting between the gallium arsenide chip and the thin film circuit, there is a limitation thereby so that the sufficient high density of the thin film circuit has not yet accomplished. Moreover, since the wiring device has a circuit capacity, there often occurs a time lag, so that the conventional semiconductor devices as mentioned above are not suitable to high speed operation.
SUMMARY OF THE INVENTION
An object of the present invention is to provide a semiconductor device and the production method thereof, wherein the semiconductor device has a sufficiently high density of thin film circuit and has good characteristics of high speed operation.
The semiconductor device according to the present invention comprises; a compound semiconductor chip which is disposed in a concave portion, a silicon substrate having a first connecting circuit pattern formed on the surface of the silicon substrate and the concave defined on the substrate, said concave being surrounded by surrounding walls, flattening means for covering over a space between the compound semiconductor chip and the surrounding walls to provide a flat surface, and a second connecting circuit pattern formed on the flat surface for connecting between electrodes on the compound semiconductor chip and the first connecting circuit pattern on the silicon substrate.
Moreover, the method for producing a semiconductor device comprises the steps of forming a first connecting circuit pattern on a substrate, implanting ion in said substrate in order to form an etching stopper layer in a predetermined depth of said substrate, etching a predetermined area of a silicon substrate up to the etching stopper layer to form a concave portion, accommodating a compound semiconductor chip in the concave portion, forming an insulating film layer for covering the space between the peripheral wall of the concave portion and the side wall of the compound semiconductor chip, and forming a second connecting circuit pattern on the insulating film for connecting between the electrodes on the compound semiconductor chip and said first connecting circuit pattern.
In the semiconductor device according to the present invention as described above, since a precise thin film circuit is formed without using a wire, a circuit with higher density can be formed, and it is possible to decrease a capacitance of the connecting circuit pattern, thereby assuring a high speed operation of the semiconductor device.
Moreover, in the method for producing a semiconductor device according to the present invention, the etching process for forming the concave portion is performed after the etching stopper is formed. In addition, the insulating resin film is formed covering over the space between the surrounding wall of the concave portion of the substrate and the side wall of the compound semiconductor chip, and the thin film connecting circuit pattern is formed on the insulating resin film. Therefore, the semiconductor device mentioned above can be surely manufactured without bonding wires.
BRIEF DESCRIPTION OF THE DRAWINGS
FIGS. 1(a) to 1(c) are sectional views showing components of conventional gallium arsenide semiconductor devices,
FIGS. 2(a) to 2(e) are process of manufacturing a semiconductor device according to the present invention.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
One example of a semiconductor device according to the present invention and the production method thereof will be explained with reference to the attached drawings as follows. In the explanation of the drawings, similar numerals are used for the similar parts and the redundant explanations are omitted.
FIG. 2(e) shows a plurality of semiconductor chips 50 after separation process by dicing, wherein a concave portion 54 is formed below the upper surface of a silicon substrate 51 on which a first connecting circuit pattern 60 is already formed and a gallium arsenide chip 55 is buried in the concave portion 54 so that the level of the upper surface of the gallium arsenide chip 55 coincides with the level of the upper surface of the silicon substrate 51. There is formed an insulating resin film 56 on the surface of the gallium arsenide chip 55 and on the surface of the substrate 51, covering over the concave portion 54. Moreover, there is formed a thin film circuit layer 57, i.e., a second connecting circuit pattern made of aluminum for example on the insulating film 56. Thus, the circuit arrangement formed by wires and wire bonding as in the conventional semiconductor device can be eliminated.
Accordingly, bonding pads for wire bonding are unnecessary so that the space for the pads can be omitted, whereby more thin film circuits can be formed in the space corresponding to the space of the pads so that a high density circuit can be provided. Moreover, the lowering of the high frequency characteristic due to the capacity of the wire and the inductance can be prevented.
Next, the process of producing the semiconductor device as mentioned above will be explained.
First, there is prepared a silicon substrate 51, on the crystal orientation (100) surface on which a first connecting circuit pattern 60 is already formed in a predetermined pattern. In the area of a predetermined depth of the silicon substrate 51, there is formed an etching stopper layer 52 by previously implanting ionized boron material in the substrate 51 so as to provide a high dosing density of 7×1019 /cm3 as shown in FIG. 2(a). A layer 51a above the etching stopper layer 52 may be formed by an epitaxial growth of silicon single crystal after the ionized boron is implanted in the substrate 51. The etching stopper layer 52 may be formed by way of deposit and diffusion method. Next, a mask 53 made of such as silicon dioxide (SiO2) or silicon nitride (SiN) is formed on the surface of the silicon substrate 51 by patterning and the mask 53 is processed by anisotropic etching with etchant of mixed liquid of ethylenediamine, pyrocatechol and water. Upon processing as mentioned above, there are formed concave portions 54 each having a side wall 54a of the crystal orientation (111) inclined at an angle of 54.7° to the horizontal surface as shown in FIG. 2(b). The depth of the concave portion 54 is approximately 200 μm. The depth of the concave may be controlled by controlling the etching time.
Next, as shown in FIG. 2(c), the mask 53 is removed and a gallium arsenide chip 55 of approximately 180 μm thick having an integrated circuit pattern (not shown) is disposed in the concave portion 54 so as to provide a die-bonding of approximately 20 μm thick with eutectic crystal alloy of aurum and tin for example. Upon processing as mentioned above, the thickness of the gallium arsenide chip 55 and the die-bonding is equal to the depth of the concave portion 54, therefore, the level of the surface of the gallium arsenide chip 55 coincides with the level of the surface of the silicon substrate 51.
Subsequently, as shown in FIG. 2(d), an insulating film 56 made of such as polyimide is coated on the whole surface of the substrate 51 and the surface of the electrodes of the chips 55 then the coated insulating film 56 is patterned so that the electrodes on the gallium arsenide chips 55 and the circuit on the surface of the substrate 51 are exposed. In the case of the present embodiment, though the spaces between the surrounding wall 54a of the concave portion 54 and the side wall of the gallium arsenide chip 55 are not usually filled with filler perfectly, since the space are so minute that it is not necessary to fill the spaces perfectly, but the spaces may be also filled perfectly.
Next, there is formed a thin film conducting layer on the whole surface of the insulating film 56 by sputtering aluminum, for example, subsequently the conducting layer is patterned for forming an upper thin film connecting circuit layer 57 for connecting the electrodes on the gallium arsenide chip 55 and the first connecting circuit pattern 60 previously formed on the surface of the substrate 51. The width of the upper thin film connecting circuit pattern 57 is approximately 10 μm, which is wider than that of a usual thin film circuit, and since there does not occur such a deformation such as occurs in a wire arrangement in the conventional semiconductor device, it is possible to make a thin film circuit having a higher circuit pattern density than that of the conventional device.
Finally, in an insulating film (not shown) such as a silicon nitride film or a silicon dioxide film is coated on the whole part of the surface by plasma CVD method or by ECR sputtering method so as to make a protecting film, and the substrate 51 is fixed onto the base (not shown) of the dicing device with adhesive tape 58. Then, the fixed substrate 51 is cut by means of a dicing bleed so that the substrate 51 is divided into a plurality of separated individual chips 50 as shown in FIG. 2(e). The semiconductor chips obtained in this way are die-bonded to the base of a package with eutectic crystal alloy of tin and silver, for example, so as to make a semiconductor package.
It is apparent to those skilled in the art that the present invention is not limited to the above mentioned embodiment and that various modifications may be made.
For example, in the present invention, though the etchant of ethylenediamine group is used for forming the concave portion, etchant of hydrazine group can be also used, and the material of the mask may be changed in accordance with the kind of the etchant.
Moreover, the flattening thin film layer is not limited to polyimide layer and any material having good heat resistance and insulating ability can be used. Also, the material of the circuit layer is not limited to aluminum, and various kinds of conductive material can be used.
Furthermore, the surface of the silicon substrate is not limited to a crystal orientation (100) and when the surface of the silicon substrate is made to be a crystal orientation (110), a hole portion having a side wall vertical to the horizontal surface may be formed by etching process.
As described above in detail, in the semiconductor device according to the present invention, the compound semiconductor chip is disposed in the concave portion formed on the surface of the silicon substrate, and since the compound semiconductor chip is connected to the circuit on the surface of the silicon substrate through the thin film circuit, the time lag of transferring signals due to the circuit capacity which can not be avoided in wire-bonding may be prevented and there is an effect of expanding an area for forming a circuit.
Moreover, in the method for producing a semiconductor device according to the present invention, since the wire-bonding is not required, there is an effect that the process of producing a semiconductor device can be reduced.

Claims (4)

What is claimed is:
1. A method for producing a semiconductor device comprising the steps of:
forming a first circuit pattern on a substrate having an etching stopper layer in a predetermined depth of said substrate corresponding to a thickness of a compound semiconductor chip and an adhesive of eutectic crystal alloy,
etching a predetermined area of a silicon substrate up to the etching stopper layer by anisotropy etching to form a concave portion substantially aligning said first circuit pattern and said corresponding compound semiconductor chip, said concave portion having a side wall inclination substantially greater than a side wall inclination of said corresponding compound semiconductor ship in order to facilitate insertion of said compound semiconductor chip into said concave portion,
bonding said compound semiconductor chip directly onto a bottom of said substrate in the concave portion with said adhesive of eutectic crystal alloy, said compound semiconductor chip being substantially aligned with said first circuit pattern,
forming a flat insulating film layer surface for covering an electrode of the compound semiconductor chip and a space between a peripheral wall of the concave portion and a side wall of the compound semiconductor chip,
patterning the flat insulative film layer surface to expose the electrode of the compound semiconductor chip, and
forming a second connecting circuit pattern on the insulating film layer surface for connecting between the exposed electrode on the compound semiconductor chip and said first connecting circuit pattern to form a high-density thin-film circuit.
2. The method according to claim 1, wherein the insulating film is made of polyimide.
3. The method according to claim 1, wherein the etching process for forming the concave portion is performed by using etchant of ethylenediamine group.
4. The method according to claim 1, wherein said second connecting circuit pattern has a width of approximately 10 μm.
US07/649,183 1987-04-21 1991-02-04 Semiconductor device and production method thereof Expired - Lifetime US5188984A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US07/649,183 US5188984A (en) 1987-04-21 1991-02-04 Semiconductor device and production method thereof

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
JP62-98014 1987-04-21
JP62098014A JPH0834264B2 (en) 1987-04-21 1987-04-21 Semiconductor device and manufacturing method thereof
US18400688A 1988-04-20 1988-04-20
US25645588A 1988-10-12 1988-10-12
US43092589A 1989-11-02 1989-11-02
US07/649,183 US5188984A (en) 1987-04-21 1991-02-04 Semiconductor device and production method thereof

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US43092589A Continuation 1987-04-21 1989-11-02

Publications (1)

Publication Number Publication Date
US5188984A true US5188984A (en) 1993-02-23

Family

ID=14207963

Family Applications (1)

Application Number Title Priority Date Filing Date
US07/649,183 Expired - Lifetime US5188984A (en) 1987-04-21 1991-02-04 Semiconductor device and production method thereof

Country Status (5)

Country Link
US (1) US5188984A (en)
EP (1) EP0288052A3 (en)
JP (1) JPH0834264B2 (en)
KR (1) KR920003595B1 (en)
CA (1) CA1275331C (en)

Cited By (49)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5306670A (en) * 1993-02-09 1994-04-26 Texas Instruments Incorporated Multi-chip integrated circuit module and method for fabrication thereof
US5352632A (en) * 1991-02-08 1994-10-04 Kabushiki Kaisha Toshiba Multichip packaged semiconductor device and method for manufacturing the same
US5411919A (en) * 1992-11-17 1995-05-02 Sumitomo Electric Industries, Ltd. Semiconductor device and method of manufacturing the same
US5596171A (en) * 1993-05-21 1997-01-21 Harris; James M. Package for a high frequency semiconductor device and methods for fabricating and connecting the same to an external circuit
US5614443A (en) * 1995-07-06 1997-03-25 Mitsui High-Tec, Inc. Method of producing a frame made of connected semiconductor die mounting substrates
US5672546A (en) * 1995-12-04 1997-09-30 General Electric Company Semiconductor interconnect method and structure for high temperature applications
US5674785A (en) * 1995-11-27 1997-10-07 Micron Technology, Inc. Method of producing a single piece package for semiconductor die
US5776798A (en) * 1996-09-04 1998-07-07 Motorola, Inc. Semiconductor package and method thereof
US6229203B1 (en) * 1997-03-12 2001-05-08 General Electric Company Semiconductor interconnect structure for high temperature applications
US20020019063A1 (en) * 2000-07-06 2002-02-14 Ryoichi Matsumoto Method for manufacturing semiconductor device
EP1198002A2 (en) * 2000-09-23 2002-04-17 Philips Corporate Intellectual Property GmbH Electric or Electronic Component and Method of Manufacturing the Same
US6417025B1 (en) * 2001-04-02 2002-07-09 Alien Technology Corporation Integrated circuit packages assembled utilizing fluidic self-assembly
US20020158577A1 (en) * 2000-07-07 2002-10-31 Tatsuya Shimoda Organic electroluminescent display and manufacturing method thereof, electro-optic device and manufacturing method thereof, and electronic device
US6528351B1 (en) * 2001-09-24 2003-03-04 Jigsaw Tek, Inc. Integrated package and methods for making same
US20030059976A1 (en) * 2001-09-24 2003-03-27 Nathan Richard J. Integrated package and methods for making same
US20030057544A1 (en) * 2001-09-13 2003-03-27 Nathan Richard J. Integrated assembly protocol
US6584684B2 (en) * 1999-01-20 2003-07-01 International Business Machines Method for assembling a carrier and a semiconductor device
US20030122246A1 (en) * 2001-12-31 2003-07-03 Mou-Shiung Lin Integrated chip package structure using silicon substrate and method of manufacturing the same
US20030153119A1 (en) * 2002-02-14 2003-08-14 Nathan Richard J. Integrated circuit package and method for fabrication
US20030205804A1 (en) * 2001-12-31 2003-11-06 Jin-Yuan Lee Integrated chip package structure using ceramic substrate and method of manufacturing the same
US20040183182A1 (en) * 2002-01-23 2004-09-23 Susan Swindlehurst Apparatus incorporating small-feature-size and large-feature-size components and method for making same
US20040188531A1 (en) * 2003-03-24 2004-09-30 Gengel Glenn W. RFID tags and processes for producing RFID tags
US6844673B1 (en) * 2001-12-06 2005-01-18 Alien Technology Corporation Split-fabrication for light emitting display structures
US6903458B1 (en) 2002-06-20 2005-06-07 Richard J. Nathan Embedded carrier for an integrated circuit chip
US20050167850A1 (en) * 1995-12-19 2005-08-04 Moden Walter L. Flip-chip adaptor package for bare die
US20050270757A1 (en) * 2001-05-31 2005-12-08 Credelle Thomas L Electronic devices with small functional elements supported on a carrier
US20060109130A1 (en) * 2004-11-22 2006-05-25 Hattick John B Radio frequency identification (RFID) tag for an item having a conductive layer included or attached
US20060109123A1 (en) * 2004-11-22 2006-05-25 Curt Carrender Radio frequency identification (RFID) tag for an item having a conductive layer included or attached
US20060109129A1 (en) * 2004-11-22 2006-05-25 Curt Carrender Transponder incorporated into an electronic device
US20060148166A1 (en) * 2004-11-08 2006-07-06 Craig Gordon S Assembly comprising functional devices and method of making same
US20070059866A1 (en) * 2003-12-03 2007-03-15 Advanced Chip Engineering Technology Inc. Fan out type wafer level package structure and method of the same
US7199306B2 (en) 1994-12-05 2007-04-03 Freescale Semiconductor, Inc. Multi-strand substrate for ball-grid array assemblies and method
US20070109756A1 (en) * 2005-02-10 2007-05-17 Stats Chippac Ltd. Stacked integrated circuits package system
US7288432B2 (en) 1999-03-16 2007-10-30 Alien Technology Corporation Electronic devices with small functional elements supported on a carrier
DE102006023998A1 (en) * 2006-05-22 2007-12-06 Infineon Technologies Ag Electronic circuit arrangement and method for producing such
US20080197473A1 (en) * 2007-02-16 2008-08-21 Taiwan Semiconductor Manufacturing Co., Ltd. Chip holder with wafer level redistribution layer
US7452748B1 (en) 2004-11-08 2008-11-18 Alien Technology Corporation Strap assembly comprising functional block deposited therein and method of making same
US20080298023A1 (en) * 2007-05-28 2008-12-04 Matsushita Electric Industrial Co., Ltd. Electronic component-containing module and manufacturing method thereof
US7542301B1 (en) 2005-06-22 2009-06-02 Alien Technology Corporation Creating recessed regions in a substrate and assemblies having such recessed regions
US7551141B1 (en) 2004-11-08 2009-06-23 Alien Technology Corporation RFID strap capacitively coupled and method of making same
US20090273004A1 (en) * 2006-07-24 2009-11-05 Hung-Yi Lin Chip package structure and method of making the same
US20100001305A1 (en) * 2008-07-07 2010-01-07 Visera Technologies Company Limited Semiconductor devices and fabrication methods thereof
US20100013082A1 (en) * 2006-08-11 2010-01-21 Megica Corporation Chip package and method for fabricating the same
US20100187002A1 (en) * 2009-01-29 2010-07-29 Seung Seoup Lee Method of attaching die using self-assembling monolayer and package substrate including die attached thereto using self-assembling monolayer
US20110205720A1 (en) * 2001-12-31 2011-08-25 Megica Corporation Integrated chip package structure using organic substrate and method of manufacturing the same
USRE43112E1 (en) 1998-05-04 2012-01-17 Round Rock Research, Llc Stackable ball grid array package
US8492870B2 (en) 2002-01-19 2013-07-23 Megica Corporation Semiconductor package with interconnect layers
US20140085840A1 (en) * 2012-09-24 2014-03-27 Electronics And Telecommunications Research Institute Electronic circuit and method of fabricating the same
WO2021017498A1 (en) * 2019-07-31 2021-02-04 成都辰显光电有限公司 Display panel, display device, and method for preparing display panel

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02246146A (en) * 1989-03-20 1990-10-01 Matsushita Electron Corp Microwave integrated circuit
DE4342767A1 (en) * 1993-12-15 1995-06-22 Ant Nachrichtentech Method for producing a cuboid recess for receiving a component in a carrier plate
GB2298956B (en) * 1995-03-11 1999-05-19 Northern Telecom Ltd Improvements in crystal substrate processing
EP1243025A2 (en) * 1999-09-30 2002-09-25 Alpha Industries, Inc. Semiconductor packaging
JP5758592B2 (en) * 2010-06-16 2015-08-05 株式会社メムス・コア Method for manufacturing mounted body by exposure and multi-package mounted body by exposure

Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3739463A (en) * 1971-10-18 1973-06-19 Gen Electric Method for lead attachment to pellets mounted in wafer alignment
US3942245A (en) * 1971-11-20 1976-03-09 Ferranti Limited Related to the manufacture of lead frames and the mounting of semiconductor devices thereon
US3964157A (en) * 1974-10-31 1976-06-22 Bell Telephone Laboratories, Incorporated Method of mounting semiconductor chips
JPS5210677A (en) * 1975-07-16 1977-01-27 Matsushita Electric Ind Co Ltd Semiconductor device
US4033027A (en) * 1975-09-26 1977-07-05 Bell Telephone Laboratories, Incorporated Dividing metal plated semiconductor wafers
US4035607A (en) * 1974-08-29 1977-07-12 Ibm Corporation Integrated heater element array
US4059467A (en) * 1976-09-27 1977-11-22 Bell Telephone Laboratories, Incorporated Method for removal of elastomeric silicone coatings from integrated circuits
JPS5574149A (en) * 1978-11-30 1980-06-04 Seiko Instr & Electronics Ltd Package of semiconductor
JPS55121662A (en) * 1979-03-14 1980-09-18 Matsushita Electric Ind Co Ltd Manufacture of package
JPS58143556A (en) * 1982-02-22 1983-08-26 Fujitsu Ltd Packages for high-density integrated circuits
US4407058A (en) * 1981-05-22 1983-10-04 International Business Machines Corporation Method of making dense vertical FET's
US4453305A (en) * 1981-07-31 1984-06-12 The Secretary Of State For Defence In Her Britannic Majesty's Government Of The United Kingdom Of Great Britain And Northern Ireland Method for producing a MISFET
US4466181A (en) * 1981-12-04 1984-08-21 Clarion Co., Ltd. Method for mounting conjoined devices
JPS59193051A (en) * 1983-04-15 1984-11-01 Hitachi Ltd Manufacturing method for resin-sealed semiconductor device
US4483067A (en) * 1981-09-11 1984-11-20 U.S. Philips Corporation Method of manufacturing an identification card and an identification manufactured, for example, by this method
US4566935A (en) * 1984-07-31 1986-01-28 Texas Instruments Incorporated Spatial light modulator and method
US4633573A (en) * 1982-10-12 1987-01-06 Aegis, Inc. Microcircuit package and sealing method
US4758528A (en) * 1980-07-08 1988-07-19 International Business Machines Corporation Self-aligned metal process for integrated circuit metallization

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57207356A (en) * 1981-06-15 1982-12-20 Fujitsu Ltd Semiconductor device

Patent Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3739463A (en) * 1971-10-18 1973-06-19 Gen Electric Method for lead attachment to pellets mounted in wafer alignment
US3942245A (en) * 1971-11-20 1976-03-09 Ferranti Limited Related to the manufacture of lead frames and the mounting of semiconductor devices thereon
US4035607A (en) * 1974-08-29 1977-07-12 Ibm Corporation Integrated heater element array
US3964157A (en) * 1974-10-31 1976-06-22 Bell Telephone Laboratories, Incorporated Method of mounting semiconductor chips
JPS5210677A (en) * 1975-07-16 1977-01-27 Matsushita Electric Ind Co Ltd Semiconductor device
US4033027A (en) * 1975-09-26 1977-07-05 Bell Telephone Laboratories, Incorporated Dividing metal plated semiconductor wafers
US4059467A (en) * 1976-09-27 1977-11-22 Bell Telephone Laboratories, Incorporated Method for removal of elastomeric silicone coatings from integrated circuits
JPS5574149A (en) * 1978-11-30 1980-06-04 Seiko Instr & Electronics Ltd Package of semiconductor
JPS55121662A (en) * 1979-03-14 1980-09-18 Matsushita Electric Ind Co Ltd Manufacture of package
US4758528A (en) * 1980-07-08 1988-07-19 International Business Machines Corporation Self-aligned metal process for integrated circuit metallization
US4407058A (en) * 1981-05-22 1983-10-04 International Business Machines Corporation Method of making dense vertical FET's
US4453305A (en) * 1981-07-31 1984-06-12 The Secretary Of State For Defence In Her Britannic Majesty's Government Of The United Kingdom Of Great Britain And Northern Ireland Method for producing a MISFET
US4483067A (en) * 1981-09-11 1984-11-20 U.S. Philips Corporation Method of manufacturing an identification card and an identification manufactured, for example, by this method
US4466181A (en) * 1981-12-04 1984-08-21 Clarion Co., Ltd. Method for mounting conjoined devices
JPS58143556A (en) * 1982-02-22 1983-08-26 Fujitsu Ltd Packages for high-density integrated circuits
US4633573A (en) * 1982-10-12 1987-01-06 Aegis, Inc. Microcircuit package and sealing method
JPS59193051A (en) * 1983-04-15 1984-11-01 Hitachi Ltd Manufacturing method for resin-sealed semiconductor device
US4566935A (en) * 1984-07-31 1986-01-28 Texas Instruments Incorporated Spatial light modulator and method

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
Csepregi, L., Micromechanics: A Silicon Microfabrication Technology, Microelectronics Engineering 3 (1985), pp. 221 234, North Holland. *
Csepregi, L., Micromechanics: A Silicon Microfabrication Technology, Microelectronics Engineering 3 (1985), pp. 221-234, North-Holland.
Johnson, R., Silicon Hybrid Wafer Scale Package Technology, IEEE Journ. of Solid State Circuits, vol. SC 21, No. 5, Oct. 1986, pp. 845 851. *
Johnson, R., Silicon Hybrid Wafer-Scale Package Technology, IEEE Journ. of Solid-State Circuits, vol. SC-21, No. 5, Oct. 1986, pp. 845-851.

Cited By (112)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5352632A (en) * 1991-02-08 1994-10-04 Kabushiki Kaisha Toshiba Multichip packaged semiconductor device and method for manufacturing the same
US5411919A (en) * 1992-11-17 1995-05-02 Sumitomo Electric Industries, Ltd. Semiconductor device and method of manufacturing the same
US5306670A (en) * 1993-02-09 1994-04-26 Texas Instruments Incorporated Multi-chip integrated circuit module and method for fabrication thereof
US5596171A (en) * 1993-05-21 1997-01-21 Harris; James M. Package for a high frequency semiconductor device and methods for fabricating and connecting the same to an external circuit
US7397001B2 (en) 1994-12-05 2008-07-08 Freescale Semiconductor, Inc. Multi-strand substrate for ball-grid array assemblies and method
US20070137889A1 (en) * 1994-12-05 2007-06-21 Owens Norman L Multi-strand substrate for ball-grid array assemblies and method
US20080289867A1 (en) * 1994-12-05 2008-11-27 Freescale Semiconductor, Inc. Multi-strand substrate for ball-grid array assemblies and method
US7199306B2 (en) 1994-12-05 2007-04-03 Freescale Semiconductor, Inc. Multi-strand substrate for ball-grid array assemblies and method
US5614443A (en) * 1995-07-06 1997-03-25 Mitsui High-Tec, Inc. Method of producing a frame made of connected semiconductor die mounting substrates
US5674785A (en) * 1995-11-27 1997-10-07 Micron Technology, Inc. Method of producing a single piece package for semiconductor die
US5672546A (en) * 1995-12-04 1997-09-30 General Electric Company Semiconductor interconnect method and structure for high temperature applications
US5949133A (en) * 1995-12-04 1999-09-07 General Electric Company Semiconductor interconnect structure for high temperature applications
US20060211174A1 (en) * 1995-12-19 2006-09-21 Moden Walter L Flip-chip adaptor package for bare die
US20100155930A1 (en) * 1995-12-19 2010-06-24 Micron Technology, Inc. Stackable semiconductor device assemblies
US20080023853A1 (en) * 1995-12-19 2008-01-31 Micron Technology, Inc. Flip chip adaptor package for bare die
US7329945B2 (en) 1995-12-19 2008-02-12 Micron Technology, Inc. Flip-chip adaptor package for bare die
US7381591B2 (en) 1995-12-19 2008-06-03 Micron Technology, Inc. Flip-chip adaptor package for bare die
US20100148352A1 (en) * 1995-12-19 2010-06-17 Micron Technology, Inc. Grid array packages and assemblies including the same
US20100155966A1 (en) * 1995-12-19 2010-06-24 Micron Technology, Inc. Grid array packages
US8164175B2 (en) 1995-12-19 2012-04-24 Round Rock Research, Llc Stackable semiconductor device assemblies
US8049317B2 (en) 1995-12-19 2011-11-01 Round Rock Research, Llc Grid array packages
US20050167850A1 (en) * 1995-12-19 2005-08-04 Moden Walter L. Flip-chip adaptor package for bare die
US8299598B2 (en) 1995-12-19 2012-10-30 Round Rock Research, Llc Grid array packages and assemblies including the same
US8198138B2 (en) 1995-12-19 2012-06-12 Round Rock Research, Llc Methods for providing and using grid array packages
KR100298563B1 (en) * 1996-09-04 2001-11-22 비센트 비.인그라시아, 알크 엠 아헨 Semiconductor Package and Formation Method
US7927927B2 (en) 1996-09-04 2011-04-19 Freescale Semiconductor, Inc. Semiconductor package and method therefor
US5776798A (en) * 1996-09-04 1998-07-07 Motorola, Inc. Semiconductor package and method thereof
US6229203B1 (en) * 1997-03-12 2001-05-08 General Electric Company Semiconductor interconnect structure for high temperature applications
USRE43112E1 (en) 1998-05-04 2012-01-17 Round Rock Research, Llc Stackable ball grid array package
US6584684B2 (en) * 1999-01-20 2003-07-01 International Business Machines Method for assembling a carrier and a semiconductor device
US7425467B2 (en) 1999-03-16 2008-09-16 Alien Technology Corporation Web process interconnect in electronic assemblies
US7288432B2 (en) 1999-03-16 2007-10-30 Alien Technology Corporation Electronic devices with small functional elements supported on a carrier
US20020019063A1 (en) * 2000-07-06 2002-02-14 Ryoichi Matsumoto Method for manufacturing semiconductor device
US7066390B2 (en) * 2000-07-06 2006-06-27 Oki Electric Industry Co., Ltd. Method for manufacturing semiconductor device
US6919680B2 (en) * 2000-07-07 2005-07-19 Seiko Epson Corporation Organic electroluminescent display and manufacturing method thereof, electro-optic device and manufacturing method thereof, and electronic device
US20020158577A1 (en) * 2000-07-07 2002-10-31 Tatsuya Shimoda Organic electroluminescent display and manufacturing method thereof, electro-optic device and manufacturing method thereof, and electronic device
EP1198002A3 (en) * 2000-09-23 2004-12-01 Philips Intellectual Property & Standards GmbH Electric or Electronic Component and Method of Manufacturing the Same
EP1198002A2 (en) * 2000-09-23 2002-04-17 Philips Corporate Intellectual Property GmbH Electric or Electronic Component and Method of Manufacturing the Same
US6566744B2 (en) * 2001-04-02 2003-05-20 Alien Technology Corporation Integrated circuit packages assembled utilizing fluidic self-assembly
US6417025B1 (en) * 2001-04-02 2002-07-09 Alien Technology Corporation Integrated circuit packages assembled utilizing fluidic self-assembly
US20050270757A1 (en) * 2001-05-31 2005-12-08 Credelle Thomas L Electronic devices with small functional elements supported on a carrier
US7559131B2 (en) 2001-05-31 2009-07-14 Alien Technology Corporation Method of making a radio frequency identification (RFID) tag
US20090271973A1 (en) * 2001-05-31 2009-11-05 Thomas Lloyd Credelle Methods of Making a Radio Frequency Identification (RFID) Tags
US8516683B2 (en) 2001-05-31 2013-08-27 Alien Technology Corporation Methods of making a radio frequency identification (RFID) tags
US7260882B2 (en) 2001-05-31 2007-08-28 Alien Technology Corporation Methods for making electronic devices with small functional elements supported on a carriers
US20070256291A1 (en) * 2001-05-31 2007-11-08 Credelle Thomas L Electronic devices with small functional elements supported on a carrier
US20030057544A1 (en) * 2001-09-13 2003-03-27 Nathan Richard J. Integrated assembly protocol
US20030059976A1 (en) * 2001-09-24 2003-03-27 Nathan Richard J. Integrated package and methods for making same
US20030057563A1 (en) * 2001-09-24 2003-03-27 Nathan Richard J. Integrated package and methods for making same
US6528351B1 (en) * 2001-09-24 2003-03-04 Jigsaw Tek, Inc. Integrated package and methods for making same
US6844673B1 (en) * 2001-12-06 2005-01-18 Alien Technology Corporation Split-fabrication for light emitting display structures
US20030122246A1 (en) * 2001-12-31 2003-07-03 Mou-Shiung Lin Integrated chip package structure using silicon substrate and method of manufacturing the same
US9136246B2 (en) 2001-12-31 2015-09-15 Qualcomm Incorporated Integrated chip package structure using silicon substrate and method of manufacturing the same
US9030029B2 (en) 2001-12-31 2015-05-12 Qualcomm Incorporated Chip package with die and substrate
US20030205804A1 (en) * 2001-12-31 2003-11-06 Jin-Yuan Lee Integrated chip package structure using ceramic substrate and method of manufacturing the same
US8835221B2 (en) 2001-12-31 2014-09-16 Qualcomm Incorporated Integrated chip package structure using ceramic substrate and method of manufacturing the same
US8535976B2 (en) * 2001-12-31 2013-09-17 Megica Corporation Method for fabricating chip package with die and substrate
US8471361B2 (en) 2001-12-31 2013-06-25 Megica Corporation Integrated chip package structure using organic substrate and method of manufacturing the same
US20110205720A1 (en) * 2001-12-31 2011-08-25 Megica Corporation Integrated chip package structure using organic substrate and method of manufacturing the same
US8492870B2 (en) 2002-01-19 2013-07-23 Megica Corporation Semiconductor package with interconnect layers
US7214569B2 (en) * 2002-01-23 2007-05-08 Alien Technology Corporation Apparatus incorporating small-feature-size and large-feature-size components and method for making same
US20070117274A1 (en) * 2002-01-23 2007-05-24 Susan Swindlehurst Apparatus incorporating small-feature-size and large-feature-size components and method for making same
US20040183182A1 (en) * 2002-01-23 2004-09-23 Susan Swindlehurst Apparatus incorporating small-feature-size and large-feature-size components and method for making same
US20030153119A1 (en) * 2002-02-14 2003-08-14 Nathan Richard J. Integrated circuit package and method for fabrication
US6903458B1 (en) 2002-06-20 2005-06-07 Richard J. Nathan Embedded carrier for an integrated circuit chip
US8912907B2 (en) 2003-03-24 2014-12-16 Alien Technology, Llc RFID tags and processes for producing RFID tags
US8350703B2 (en) 2003-03-24 2013-01-08 Alien Technology Corporation RFID tags and processes for producing RFID tags
US20090167534A1 (en) * 2003-03-24 2009-07-02 Gengel Glenn W Rfid tags and processes for producing rfid tags
US7489248B2 (en) 2003-03-24 2009-02-10 Alien Technology Corporation RFID tags and processes for producing RFID tags
US7868766B2 (en) 2003-03-24 2011-01-11 Alien Technology Corporation RFID tags and processes for producing RFID tags
US20040188531A1 (en) * 2003-03-24 2004-09-30 Gengel Glenn W. RFID tags and processes for producing RFID tags
US7253735B2 (en) 2003-03-24 2007-08-07 Alien Technology Corporation RFID tags and processes for producing RFID tags
US9418328B2 (en) 2003-03-24 2016-08-16 Ruizhang Technology Limited Company RFID tags and processes for producing RFID tags
US20070059866A1 (en) * 2003-12-03 2007-03-15 Advanced Chip Engineering Technology Inc. Fan out type wafer level package structure and method of the same
US7551141B1 (en) 2004-11-08 2009-06-23 Alien Technology Corporation RFID strap capacitively coupled and method of making same
US7967204B2 (en) 2004-11-08 2011-06-28 Alien Technology Corporation Assembly comprising a functional device and a resonator and method of making same
US20060148166A1 (en) * 2004-11-08 2006-07-06 Craig Gordon S Assembly comprising functional devices and method of making same
US7500610B1 (en) 2004-11-08 2009-03-10 Alien Technology Corporation Assembly comprising a functional device and a resonator and method of making same
US7615479B1 (en) 2004-11-08 2009-11-10 Alien Technology Corporation Assembly comprising functional block deposited therein
US20090056113A1 (en) * 2004-11-08 2009-03-05 Craig Gordon S W Strap assembly comprising functional block deposited therein and method of making same
US7353598B2 (en) 2004-11-08 2008-04-08 Alien Technology Corporation Assembly comprising functional devices and method of making same
US7452748B1 (en) 2004-11-08 2008-11-18 Alien Technology Corporation Strap assembly comprising functional block deposited therein and method of making same
US20100181381A1 (en) * 2004-11-22 2010-07-22 Curt Carrender Radio frequency identification (rfid) tag for an item having a conductive layer included or attached
US20060109130A1 (en) * 2004-11-22 2006-05-25 Hattick John B Radio frequency identification (RFID) tag for an item having a conductive layer included or attached
US9070063B2 (en) 2004-11-22 2015-06-30 Ruizhang Technology Limited Company Radio frequency identification (RFID) tag for an item having a conductive layer included or attached
US7688206B2 (en) 2004-11-22 2010-03-30 Alien Technology Corporation Radio frequency identification (RFID) tag for an item having a conductive layer included or attached
US20090320139A1 (en) * 2004-11-22 2009-12-24 Curt Carrender Transponder incorporated into an electronic device
US20060109123A1 (en) * 2004-11-22 2006-05-25 Curt Carrender Radio frequency identification (RFID) tag for an item having a conductive layer included or attached
US7385284B2 (en) 2004-11-22 2008-06-10 Alien Technology Corporation Transponder incorporated into an electronic device
US8471709B2 (en) 2004-11-22 2013-06-25 Alien Technology Corporation Radio frequency identification (RFID) tag for an item having a conductive layer included or attached
US20060109129A1 (en) * 2004-11-22 2006-05-25 Curt Carrender Transponder incorporated into an electronic device
US20070109756A1 (en) * 2005-02-10 2007-05-17 Stats Chippac Ltd. Stacked integrated circuits package system
US7542301B1 (en) 2005-06-22 2009-06-02 Alien Technology Corporation Creating recessed regions in a substrate and assemblies having such recessed regions
DE102006023998B4 (en) * 2006-05-22 2009-02-19 Infineon Technologies Ag Electronic circuit arrangement and method for producing such
US8399996B2 (en) 2006-05-22 2013-03-19 Infineon Technologies Ag Chip carrier
US20070284757A1 (en) * 2006-05-22 2007-12-13 Khalil Hosseini Electronic Circuit Arrangement and Method for Producing It
US8039971B2 (en) 2006-05-22 2011-10-18 Infineon Technologies Ag Electronic circuit arrangement
DE102006023998A1 (en) * 2006-05-22 2007-12-06 Infineon Technologies Ag Electronic circuit arrangement and method for producing such
US20090273004A1 (en) * 2006-07-24 2009-11-05 Hung-Yi Lin Chip package structure and method of making the same
US9391021B2 (en) 2006-08-11 2016-07-12 Qualcomm Incorporated Chip package and method for fabricating the same
US9899284B2 (en) 2006-08-11 2018-02-20 Qualcomm Incorporated Chip package and method for fabricating the same
US20100013082A1 (en) * 2006-08-11 2010-01-21 Megica Corporation Chip package and method for fabricating the same
US11031310B2 (en) 2006-08-11 2021-06-08 Qualcomm Incorporated Chip package
US20080197473A1 (en) * 2007-02-16 2008-08-21 Taiwan Semiconductor Manufacturing Co., Ltd. Chip holder with wafer level redistribution layer
US8049323B2 (en) * 2007-02-16 2011-11-01 Taiwan Semiconductor Manufacturing Co., Ltd. Chip holder with wafer level redistribution layer
US20080298023A1 (en) * 2007-05-28 2008-12-04 Matsushita Electric Industrial Co., Ltd. Electronic component-containing module and manufacturing method thereof
US20100001305A1 (en) * 2008-07-07 2010-01-07 Visera Technologies Company Limited Semiconductor devices and fabrication methods thereof
US8656582B2 (en) * 2009-01-29 2014-02-25 Samsung Electro-Mechanics Co., Ltd. Method of attaching die using self-assembling monolayer and package substrate including die attached thereto using self-assembling monolayer
US20100187002A1 (en) * 2009-01-29 2010-07-29 Seung Seoup Lee Method of attaching die using self-assembling monolayer and package substrate including die attached thereto using self-assembling monolayer
US20140085840A1 (en) * 2012-09-24 2014-03-27 Electronics And Telecommunications Research Institute Electronic circuit and method of fabricating the same
US9807886B2 (en) * 2012-09-24 2017-10-31 Electronics And Telecommunications Research Institute Electronic circuit and method of fabricating the same
WO2021017498A1 (en) * 2019-07-31 2021-02-04 成都辰显光电有限公司 Display panel, display device, and method for preparing display panel

Also Published As

Publication number Publication date
EP0288052A3 (en) 1989-08-23
CA1275331C (en) 1990-10-16
KR880013254A (en) 1988-11-30
KR920003595B1 (en) 1992-05-04
EP0288052A2 (en) 1988-10-26
JPS63262857A (en) 1988-10-31
JPH0834264B2 (en) 1996-03-29

Similar Documents

Publication Publication Date Title
US5188984A (en) Semiconductor device and production method thereof
US5648684A (en) Endcap chip with conductive, monolithic L-connect for multichip stack
US5463246A (en) Large scale high density semiconductor apparatus
US6753205B2 (en) Method for manufacturing a structure comprising a substrate with a cavity and a semiconductor integrated circuit bonded to a contact pad located in the cavity
US5481133A (en) Three-dimensional multichip package
US5731222A (en) Externally connected thin electronic circuit having recessed bonding pads
US6569762B2 (en) Three dimensional IC package module
US5661901A (en) Method for mounting and electrically interconnecting semiconductor dice
US5646067A (en) Method of bonding wafers having vias including conductive material
US7633159B2 (en) Semiconductor device assemblies and packages with edge contacts and sacrificial substrates and other intermediate structures used or formed in fabricating the assemblies or packages
US6022758A (en) Process for manufacturing solder leads on a semiconductor device package
US5674785A (en) Method of producing a single piece package for semiconductor die
US5618752A (en) Method of fabrication of surface mountable integrated circuits
US5814889A (en) Intergrated circuit with coaxial isolation and method
US7115483B2 (en) Stacked chip package having upper chip provided with trenches and method of manufacturing the same
US5196377A (en) Method of fabricating silicon-based carriers
US5668409A (en) Integrated circuit with edge connections and method
US20030006493A1 (en) Semiconductor device and manufacturing method thereof
KR20040030542A (en) System on a package fabricated on a semiconductor or dielectric wafer
US5376574A (en) Capped modular microwave integrated circuit and method of making same
US4596069A (en) Three dimensional processing for monolithic IMPATTs
US5157479A (en) Semiconductor device being capable of improving the packing density with a high heat radiation characteristics
KR20010046388A (en) Forming method of pad

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12