[go: up one dir, main page]

US20030174482A1 - Chip scale package and method of fabricating the same - Google Patents

Chip scale package and method of fabricating the same Download PDF

Info

Publication number
US20030174482A1
US20030174482A1 US10/329,572 US32957202A US2003174482A1 US 20030174482 A1 US20030174482 A1 US 20030174482A1 US 32957202 A US32957202 A US 32957202A US 2003174482 A1 US2003174482 A1 US 2003174482A1
Authority
US
United States
Prior art keywords
scale package
chip scale
chip
set forth
conductive layers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/329,572
Inventor
Joon Yoon
Yong Choi
Suk Bae
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electro Mechanics Co Ltd
Original Assignee
Samsung Electro Mechanics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electro Mechanics Co Ltd filed Critical Samsung Electro Mechanics Co Ltd
Assigned to SAMSUNG ELECTRO-MECHANICS CO., LTD. reassignment SAMSUNG ELECTRO-MECHANICS CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BAE, SUK SU, CHOI, YONG CHIL, YOON, JOON HO
Publication of US20030174482A1 publication Critical patent/US20030174482A1/en
Priority to US10/988,523 priority Critical patent/US7176058B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K5/00—Casings, cabinets or drawers for electric apparatus
    • H05K5/0091—Housing specially adapted for small components
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341—Surface mounted components
    • H05K3/3431—Leadless components
    • H05K3/3442—Leadless components having edge contacts, e.g. leadless chip capacitors, chip carriers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48235—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a via metallisation of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48475—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
    • H01L2224/48476—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area
    • H01L2224/48477—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding)
    • H01L2224/48478—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) the connecting portion being a wedge bond, i.e. wedge on pre-ball
    • H01L2224/4848—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) the connecting portion being a wedge bond, i.e. wedge on pre-ball outside the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85009—Pre-treatment of the connector or the bonding area
    • H01L2224/85051—Forming additional members, e.g. for "wedge-on-ball", "ball-on-wedge", "ball-on-ball" connections
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01004—Beryllium [Be]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01014—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09372—Pads and lands
    • H05K2201/09381—Shape of non-curved single flat metallic pad, land or exposed part thereof; Shape of electrode of leadless component
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10636—Leadless chip, e.g. chip capacitor or resistor
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50—Manufacturing or production processes characterised by the final manufactured product

Definitions

  • the present invention relates to a chip scale package, and more particularly to a chip scale package which is miniaturized and more easily fabricated by forming conductive layers on both surfaces of a chip and by forming electrode surfaces on side surfaces of the conductive layers, and a method of fabricating the chip scale package.
  • semiconductor devices such as diodes are packaged and these packaged devices are then mounted on a printed circuit board. Structurally, this package easily connects terminals of the semiconductor device to corresponding signal patterns of the printed circuit board and serves to protect the semiconductor device from external stresses, thereby improving reliability of the package.
  • Chip Size Package also, referred to as a “Chip Size Package”.
  • FIG. 1 is a schematic cross-sectional view of a conventional chip scale package.
  • the structure of the chip scale package 10 of FIG. 1 employs a ceramic substrate 1 and is a diode package with two terminals.
  • two via holes i.e., a first via hole 2 a and a second via hole 2 b , are formed on the ceramic substrate 1 .
  • the first and the second via holes 2 a and 2 b are filled with a conductive material so as to electrically connect the upper surface of the substrate 1 to the lower surface of the substrate 1 .
  • a first and a second upper conductive lands 3 a and 3 b are formed on the upper surfaces of the first and the second via holes 2 a and 2 b , respectively.
  • a first and a second lower conductive lands 4 a and 4 b are formed on the lower surfaces of the first and the second via holes 2 a and 2 b , respectively.
  • the second upper conductive land 3 b is directly connected to a terminal formed on the lower surface of the diode 5 , i.e., a mounting surface of the diode 5 on a printed circuit board, and the first upper conductive land 3 a is connected to the other terminal formed on the upper surface of the diode 5 by a wire 7 .
  • a molding part 9 using a conventional resin is formed on the upper surface of the ceramic substrate 1 including the diode 5 in order to protect the diode 5 from the external stresses. Thereby, the manufacture of the package 10 is completed.
  • FIG. 2 is a cross-sectional view of a conventional chip scale package assembly, in which the chip scale package is mounted on the printed circuit board.
  • the manufactured diode package 10 is mounted on the printed circuit board 20 by a reflow soldering. That is, the diode package 10 is mounted on the printed circuit board 20 by arranging the lower conductive lands 4 a and 4 b of the package 10 on the corresponding signal patterns of the printed circuit board 20 and by then connecting the lower conductive lands 4 a and 4 b to the signal patterns of the printed circuit board 20 with a solder 15 .
  • the diode since the diode usually has a terminal on each of its two opposite surfaces, these terminals must be interconnected by wires. However, these wires require a large space on the upper surface of the chip, thereby increasing the overall height of the package. Further, since at least two via holes, corresponding to the number of terminals of the diode, must be formed on the ceramic substrate, an area as large as the total diameters of the via holes is further required. Moreover, in order not to connect the conductive lands formed on the upper and the lower surfaces of the via holes to each other, the conductive lands must be spaced from each other by a minimum interval. Therefore, the substrate has a large size so as to satisfy the aforementioned conditions, and the size of the substrate imposes a limit in miniaturizing the package.
  • the ceramic substrate which is employed by the above-described package is high-priced, thereby increasing the production cost of the package.
  • the conventional fabrication process of the package requires a wire-bonding step and a molding step as well as a die-bonding step, thereby being very complicated.
  • the present invention has been made in view of the above problems, and it is an object of the present invention to provide a chip scale package, which is miniaturized and more simply fabricated, by forming conductive layers on an upper and a lower surfaces of a chip with terminals and by forming electrode surfaces on side surfaces of the conductive layers, thereby improving the reliability of the package.
  • a chip scale package comprising a chip having a first surface provided with a first terminal and a second surface provided with a second terminal, the second surface being opposite to the first surface, a first and a second conductive layers formed on the first and the second surfaces of the chip, respectively, and electrode surfaces, each formed on side surfaces of the first and the second conductive layers.
  • a chip scale package assembly comprising a chip scale package and a printed circuit board.
  • the chip scale package comprises a chip having a first surface provided with a first terminal and a second surface provided with a second terminal, the second surface being opposite to the first surface, a first and a second conductive layers formed on the first and the second surface of the chip, respectively, and electrode surfaces, each formed on side surfaces of the first and the second conductive layers.
  • the printed circuit board comprises connection pads for being connected to the electrode surfaces of the chip scale package, and circuit patterns connected to the connection pads.
  • a method of fabricating a chip scale package comprising the steps of (i) preparing a wafer including a plurality of chips, the chip including a terminal on its upper and its lower surfaces, respectively, (ii) forming conductive layers, each formed on the upper and the lower surfaces of the wafer, and (iii) dicing the wafer into package units, each package unit including a chip, and forming electrode surfaces, each formed on side surfaces of two conductive layers.
  • FIG. 1 is a schematic cross-sectional view of a conventional chip scale package
  • FIG. 2 is a cross-sectional view of a conventional chip scale package assembly, in which the chip scale package is mounted on a printed circuit board;
  • FIG. 3 is a perspective view of a chip scale package in accordance with a preferred embodiment of the present invention.
  • FIG. 4 is a perspective view of a chip scale package assembly, in which a chip scale package is mounted on a printed circuit board in accordance with the preferred embodiment of the present invention.
  • FIGS. 5 a through 5 f are cross-sectional views illustrating each step of a method of fabricating the chip scale package in accordance with a preferred embodiment of the present invention.
  • FIG. 3 is a perspective view of a chip scale package in accordance with a preferred embodiment of the present invention.
  • a chip scale package 30 comprises a chip 35 , an upper conductive layer 31 a formed on the upper surface of the chip 35 , a lower conductive layer 31 b formed on the lower surface of the chip 35 , a first electrode surface 33 a formed on one side surface of the upper conductive layer 31 a , and a second electrode surface 33 b formed on one side surface of the lower conductive layer 31 b .
  • the side surface of the upper conductive layer 31 a having the first electrode surface 33 a and the side surface of the lower conductive layer 31 b having the second electrode surface 33 b are on the same side surface of the conductive layers 31 a and 31 b .
  • the chip 35 includes an upper terminal (not shown) formed on the upper surface and a lower terminal (not shown) formed on the lower surface.
  • the chip 35 is a diode.
  • the upper conductive layer 31 a formed on the upper surface of the chip 35 is connected to the upper terminal (not shown), and the lower conductive layer 31 b formed on the lower surface of the chip 35 is connected to the lower terminal (not shown).
  • the upper and the lower conductive layers 31 a and 31 b may be a metal layer made of copper (Cu), but is not limited thereto.
  • the upper and the lower conductive layers 31 a and 31 b must have a designated depth according to an interval between connection pads formed on a printed circuit board.
  • the electrode surfaces 33 a and 33 b formed on the side surfaces of the upper and the lower conductive layers 31 a and 31 b are located on the corresponding connection pads of the printed circuit board, the upper and the lower conductive layers 31 a and 31 b require a sufficient thickness.
  • the upper and the lower conductive layers 31 a and 31 b can be formed at a predetermined depth by a conventional plating process.
  • the formation of the upper and the lower conductive layers 31 a and 31 b using the plating process requires a long time and incurs a higher production cost. Therefore, preferably, a plating layer is first formed by electroplating. Then at least one copper layer is stacked on the plating layer, thereby easily forming the conductive layers with the desired depth.
  • the first electrode surface 33 a is formed on one side surface of the upper conductive layer 31 a
  • the second electrode surface 33 b is formed on one side surface of the lower conductive layer 31 b
  • the side surface of the upper conductive layer 31 a having the first electrode surface 33 a and the side surface of the lower conductive layer 31 b having the second electrode surface 33 b are on the same side surface of the upper and the lower conductive layer 31 a and 31 b .
  • the first and the second electrode surfaces 33 a and 33 b are electrically and mechanically connected to the corresponding connection pads of the printed circuit board. Therefore, preferably, the first and the second electrode surfaces 33 a and 33 b are metal layers including gold (Au) so as to subsequently perform the soldering.
  • the upper and the lower terminals (not shown) formed on the upper and the lower surfaces of the chip 35 are connected to the first and the second electrode surfaces 33 a and 33 b through the upper and the lower conductive layers 31 a and 31 b , respectively. Therefore, the side surfaces having the first and the second electrode surfaces 33 a ad 33 b are mounting surfaces on the printed circuit board. That is, the chip scale package 30 of FIG. 3 is turned at an angle of 90 degrees, and the turned chip scale package 30 is then mounted on the printed circuit board so that the first and the second electrode surfaces 33 a ad 33 b are connected to the corresponding connection pads of the printed circuit board.
  • a passivation layer 37 may be formed on the upper and the lower conductive layers 31 a and 31 b except for the first and the second electrode surfaces 33 a and 33 b .
  • the passivation layer 37 is an insulation film formed by coating an insulating resin. If necessary, the passivation layer 37 may be further formed on the exposed side surfaces of the chip 35 .
  • FIG. 4 is a perspective view of a chip scale package assembly 70 , in which a chip scale package 40 is mounted on a printed circuit board 51 in accordance with the preferred embodiment of the present invention.
  • the chip package assembly 70 comprises the chip scale package 40 and the printed circuit board 51 for mounting the chip scale package 40 .
  • the chip scale package 40 comprises a chip 45 , an upper conductive layer 41 a formed on the upper surface of the chip 45 , a lower conductive layer 41 b formed on the lower surface of the chip 45 , a first electrode surface 43 a formed on one side surface of the upper conductive layer 41 a , and a second electrode surface 43 b formed on one side surface of the lower conductive layer 41 b .
  • the side surface of the upper conductive layer 41 a having the first electrode surface 43 a and the side surface of the lower conductive layer 41 b having the second electrode surface 43 b are on the same side surfaces of the upper and the lower conductive layers 41 a and 41 b .
  • the first and the second electrode surfaces 43 a and 43 b are mounting surfaces of the chip scale package 40 on the printed circuit board 51 .
  • the first and the second electrode surfaces 43 a and 43 b are connected to the upper and the lower terminals (not shown) of the chip 45 through the upper and the lower conductive layers 41 a and 41 b , respectively.
  • the chip scale package 40 is mounted on the printed circuit board 51 by disposing the first and the second electrode surfaces 43 a and 43 b of the chip scale package 40 on corresponding connection pads 53 a and 53 b of the printed circuit board 51 and by performing the soldering between the first and the second electrode surfaces 43 a and 43 b and the connection pads 53 a and 53 b , thereby completing the fabrication of the chip package assembly 70 of FIG. 4.
  • Designated circuits (not shown) formed on the printed circuit board 51 are connected to each terminal of the chip 45 via the first and the second electrode surfaces 43 a and 43 b of the chip scale package 40 connected to the connection pads 53 a and 53 b .
  • the first and the second conductive layers 41 a and 41 b have a designated depth according to the interval between the connection pads 53 a and 53 b of the printed circuit board 51 .
  • FIGS. 5 a through 5 f are cross-sectional views illustrating each step of the method of fabricating the chip scale package in accordance with the preferred embodiment of the present invention.
  • FIG. 5 a a wafer 125 including a plurality of chips is prepared.
  • a terminal is formed on the upper and the lower surfaces of each chip.
  • each chip is divided by a dotted line of the upper surface of the wafer 125 .
  • FIG. 5 a shows a partial cross-section of the wafer 125 .
  • the whole structure of the wafer 125 with a plurality of the chips will be apparent to those skilled in the art.
  • the chip comprises an upper and a lower terminals 101 a and 101 b on its upper and lower surfaces, respectively. Further, a mask pattern 118 with a plurality of windows is formed on the wafer 125 , thereby exposing terminal areas of the wafer 125 . The windows of the mask pattern 118 correspond to the terminal areas of the wafer 125 .
  • upper and lower conductive layers 121 a and 121 b are formed on the upper and the lower surfaces of the wafer 125 , respectively. Then, passivation layers 127 a and 127 b are formed on the first and the lower conductive layers 121 a and 121 b , respectively.
  • the upper and the lower conductive layers 121 a and 121 b are connected to the upper and the lower terminals 101 a and 101 b , respectively.
  • the upper and the lower conductive layers 121 a and 121 b may be formed by the plating step. However, preferably, the upper and the lower conductive layers 121 a and 121 b are formed by forming a plating layer and then by stacking at least one copper layer on the plating layer, thereby having a depth corresponding to the interval between the connection pads of the printed circuit board.
  • the passivation layers 127 a and 127 b prevent the upper and the lower conductive layers 121 a and 121 b from oxidizing, thereby improving the reliability of the package.
  • the upper and the lower conductive layers 121 a and 121 b are insulation layers formed by coating an insulation resin.
  • the passivation layers 127 a and 127 b may be omitted.
  • the step of forming the passivation layers 127 a and 127 b may be variously applied. That is, as shown in FIG.
  • the passivation may be collectively formed on the upper, the lower, and the side surfaces of the conductive layers.
  • the passivation layers 127 a and 127 b are preferably formed at this step.
  • the wafer is first-diced so as to form one side surface of the chip scale package.
  • the wafer is diced along the scribe lines into two rows.
  • the first-diced wafer 130 ′ including two chip scale packages only one side surface of each chip scale package is exposed to the outside.
  • first and second electrode layers 133 a and 133 b are formed on the side surfaces of the upper and the lower conductive layers 121 a and 121 b of the diced wafer 130 ′, respectively.
  • the first and the second electrode surfaces 133 a and 133 b are connected to each terminal of the chip through the first and the second conductive layers 121 a and 121 b .
  • the first and the second electrode surfaces 133 a and 133 b are formed by the plating process using gold (Au).
  • the electrode surface is not formed on the side surfaces of the chip made of silicon and the passivation layer made of insulating resin, but is formed on the side surfaces of the first and the second conductive layers 121 a and 121 b made of metal. That is, the first and the second electrode surfaces 133 a and 133 b are selectively formed on the wafer.
  • the first-diced wafer 130 ′ is then second-diced, thereby forming a plurality of chip scale package units 130 ′′.
  • a passivation layer 137 is formed on the side surfaces of the first and the second conductive layers 121 a and 121 b , thereby completing the fabrication of a chip scale package 140 , as shown in FIG. 3.
  • the passivation layer 137 shown in FIG. 5 f is formed in the same manner as the passivation layers 127 a and 127 b shown in FIG. 5 b . That is, the passivation layer 137 shown in FIG. 5 f is also formed by coating insulating rein.
  • the method of fabricating the chip scale package shown in FIGS. 5 a through 5 f is a preferred embodiment of the present invention. Therefore, the method of fabricating the chip scale package may be variously modified within the scope and spirit of the present invention. Particularly, the steps shown in FIGS. 5 c through 5 f can be widely modified according to the dicing steps. That is, after first-dicing the wafer so that side surfaces other than a designated side surface of the chip scale package are formed, a passivation layer is formed on side surfaces of conductive layers forming the side surface obtained by the first-dicing step, respectively. Then, the first-diced wafer is second-diced, thereby forming chip scale package units.
  • An electrode surface is formed on the side surfaces the conductive layers forming the side surface obtained by the second-dicing step, respectively.
  • the wafer is attached and fixed to the tape prior to the dicing step.
  • the fabrication process is more stably performed. Therefore, preferably, a large area of the first-diced wafer is fixed to the tape. Therefore, the aforementioned steps shown in FIGS. 5 c to 5 f are preferable.
  • the wafer is diced into a plurality of chip scale packages having one chip, and the electrode surfaces are formed on the side surfaces of two conductive layers of one side surface of the chip scale package and the passivation layers are formed on other side surfaces of the conductive layers. Therefore, each dicing step for forming the side surfaces of the chip scale package and the steps for forming the passivation layers and the electrode surfaces may be variously modified in order and manner. These modifications or improvements are within the scope and sprit of the present invention.
  • the present invention provides a chip scale package, which is miniaturized and more easily fabricated, by forming conductive layers on upper and lower surfaces of a chip, each having a terminal and by forming electrode surfaces on the same sides surface of the conductive layers, thereby improving the reliability of the package. Further, the present invention provides a method for fabricating the chip scale package, in which the conventional wire bonding step or via hole forming step are omitted, thereby simplifying the fabrication process and reducing the fabrication cost.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Dicing (AREA)
  • Wire Bonding (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)

Abstract

Disclosed are a chip scale package and a method of fabricating the chip scale package. The chip scale package comprises conductive layers with a designated depth formed on an upper and a lower surfaces of a chip, and electrode surfaces formed on the same side surfaces of the conductive layers, which are connected to corresponding connection pads of a printed circuit board. The chip scale package is miniaturized in the whole package size. Further, the method of fabricating the chip scale package does not require a wire-bonding step or a via hole forming step, thereby simplifying the fabrication process of the chip scale package and improving the reliability of the chip scale package.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0001]
  • The present invention relates to a chip scale package, and more particularly to a chip scale package which is miniaturized and more easily fabricated by forming conductive layers on both surfaces of a chip and by forming electrode surfaces on side surfaces of the conductive layers, and a method of fabricating the chip scale package. [0002]
  • 2. Description of the Related Art [0003]
  • Generally, semiconductor devices such as diodes are packaged and these packaged devices are then mounted on a printed circuit board. Structurally, this package easily connects terminals of the semiconductor device to corresponding signal patterns of the printed circuit board and serves to protect the semiconductor device from external stresses, thereby improving reliability of the package. [0004]
  • In order to satisfy recent trends of miniaturization of semiconductor products, the semiconductor chip packages also have been miniaturized. Therefore, a chip scale package (also, referred to as a “Chip Size Package”) has been introduced. [0005]
  • FIG. 1 is a schematic cross-sectional view of a conventional chip scale package. The structure of the [0006] chip scale package 10 of FIG. 1 employs a ceramic substrate 1 and is a diode package with two terminals.
  • With reference to FIG. 1, two via holes, i.e., a [0007] first via hole 2 a and a second via hole 2 b, are formed on the ceramic substrate 1. The first and the second via holes 2 a and 2 b are filled with a conductive material so as to electrically connect the upper surface of the substrate 1 to the lower surface of the substrate 1. Then, a first and a second upper conductive lands 3 a and 3 b are formed on the upper surfaces of the first and the second via holes 2 a and 2 b, respectively. A first and a second lower conductive lands 4 a and 4 b are formed on the lower surfaces of the first and the second via holes 2 a and 2 b, respectively. The second upper conductive land 3 b is directly connected to a terminal formed on the lower surface of the diode 5, i.e., a mounting surface of the diode 5 on a printed circuit board, and the first upper conductive land 3 a is connected to the other terminal formed on the upper surface of the diode 5 by a wire 7. A molding part 9 using a conventional resin is formed on the upper surface of the ceramic substrate 1 including the diode 5 in order to protect the diode 5 from the external stresses. Thereby, the manufacture of the package 10 is completed.
  • FIG. 2 is a cross-sectional view of a conventional chip scale package assembly, in which the chip scale package is mounted on the printed circuit board. [0008]
  • As shown in FIG. 2, the manufactured [0009] diode package 10 is mounted on the printed circuit board 20 by a reflow soldering. That is, the diode package 10 is mounted on the printed circuit board 20 by arranging the lower conductive lands 4 a and 4 b of the package 10 on the corresponding signal patterns of the printed circuit board 20 and by then connecting the lower conductive lands 4 a and 4 b to the signal patterns of the printed circuit board 20 with a solder 15.
  • As shown in FIGS. 1 and 2, since the diode usually has a terminal on each of its two opposite surfaces, these terminals must be interconnected by wires. However, these wires require a large space on the upper surface of the chip, thereby increasing the overall height of the package. Further, since at least two via holes, corresponding to the number of terminals of the diode, must be formed on the ceramic substrate, an area as large as the total diameters of the via holes is further required. Moreover, in order not to connect the conductive lands formed on the upper and the lower surfaces of the via holes to each other, the conductive lands must be spaced from each other by a minimum interval. Therefore, the substrate has a large size so as to satisfy the aforementioned conditions, and the size of the substrate imposes a limit in miniaturizing the package. [0010]
  • Further, the ceramic substrate which is employed by the above-described package is high-priced, thereby increasing the production cost of the package. Moreover, the conventional fabrication process of the package requires a wire-bonding step and a molding step as well as a die-bonding step, thereby being very complicated. [0011]
  • Accordingly, a packaging technique, which can minimize the size of the package and simplify its fabricating process, has been demanded. [0012]
    • SUMMARY OF THE INVENTION
  • Therefore, the present invention has been made in view of the above problems, and it is an object of the present invention to provide a chip scale package, which is miniaturized and more simply fabricated, by forming conductive layers on an upper and a lower surfaces of a chip with terminals and by forming electrode surfaces on side surfaces of the conductive layers, thereby improving the reliability of the package. [0013]
  • It is another object of the present invention to provide a chip package assembly with an innovative mounting method according to the structure of the chip scale package. [0014]
  • It is a yet another object of the present invention to provide a method of fabricating the chip scale package. [0015]
  • In accordance with one aspect of the present invention, the above and other objects can be accomplished by the provision of a chip scale package comprising a chip having a first surface provided with a first terminal and a second surface provided with a second terminal, the second surface being opposite to the first surface, a first and a second conductive layers formed on the first and the second surfaces of the chip, respectively, and electrode surfaces, each formed on side surfaces of the first and the second conductive layers. [0016]
  • In accordance with another aspect of the present invention, there is provided a chip scale package assembly comprising a chip scale package and a printed circuit board. The chip scale package comprises a chip having a first surface provided with a first terminal and a second surface provided with a second terminal, the second surface being opposite to the first surface, a first and a second conductive layers formed on the first and the second surface of the chip, respectively, and electrode surfaces, each formed on side surfaces of the first and the second conductive layers. The printed circuit board comprises connection pads for being connected to the electrode surfaces of the chip scale package, and circuit patterns connected to the connection pads. [0017]
  • In accordance with yet another aspect of the present invention, there is provided a method of fabricating a chip scale package, comprising the steps of (i) preparing a wafer including a plurality of chips, the chip including a terminal on its upper and its lower surfaces, respectively, (ii) forming conductive layers, each formed on the upper and the lower surfaces of the wafer, and (iii) dicing the wafer into package units, each package unit including a chip, and forming electrode surfaces, each formed on side surfaces of two conductive layers.[0018]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The above and other objects, features and other advantages of the present invention will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings, in which: [0019]
  • FIG. 1 is a schematic cross-sectional view of a conventional chip scale package; [0020]
  • FIG. 2 is a cross-sectional view of a conventional chip scale package assembly, in which the chip scale package is mounted on a printed circuit board; [0021]
  • FIG. 3 is a perspective view of a chip scale package in accordance with a preferred embodiment of the present invention; [0022]
  • FIG. 4 is a perspective view of a chip scale package assembly, in which a chip scale package is mounted on a printed circuit board in accordance with the preferred embodiment of the present invention; and [0023]
  • FIGS. 5[0024] a through 5 f are cross-sectional views illustrating each step of a method of fabricating the chip scale package in accordance with a preferred embodiment of the present invention.
    • DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • Now, preferred embodiments of the present invention will be described in detail with reference to the annexed drawings. [0025]
  • FIG. 3 is a perspective view of a chip scale package in accordance with a preferred embodiment of the present invention. [0026]
  • With reference to FIG. 3, a [0027] chip scale package 30 comprises a chip 35, an upper conductive layer 31 a formed on the upper surface of the chip 35, a lower conductive layer 31 b formed on the lower surface of the chip 35, a first electrode surface 33 a formed on one side surface of the upper conductive layer 31 a, and a second electrode surface 33 b formed on one side surface of the lower conductive layer 31 b. Herein, the side surface of the upper conductive layer 31 a having the first electrode surface 33 a and the side surface of the lower conductive layer 31 b having the second electrode surface 33 b are on the same side surface of the conductive layers 31 a and 31 b. The chip 35 includes an upper terminal (not shown) formed on the upper surface and a lower terminal (not shown) formed on the lower surface. For example, the chip 35 is a diode.
  • The upper [0028] conductive layer 31 a formed on the upper surface of the chip 35 is connected to the upper terminal (not shown), and the lower conductive layer 31 b formed on the lower surface of the chip 35 is connected to the lower terminal (not shown). The upper and the lower conductive layers 31 a and 31 b may be a metal layer made of copper (Cu), but is not limited thereto. The upper and the lower conductive layers 31 a and 31 b must have a designated depth according to an interval between connection pads formed on a printed circuit board. That is, since the electrode surfaces 33 a and 33 b formed on the side surfaces of the upper and the lower conductive layers 31 a and 31 b are located on the corresponding connection pads of the printed circuit board, the upper and the lower conductive layers 31 a and 31 b require a sufficient thickness.
  • The upper and the lower [0029] conductive layers 31 a and 31 b can be formed at a predetermined depth by a conventional plating process. However, the formation of the upper and the lower conductive layers 31 a and 31 b using the plating process requires a long time and incurs a higher production cost. Therefore, preferably, a plating layer is first formed by electroplating. Then at least one copper layer is stacked on the plating layer, thereby easily forming the conductive layers with the desired depth.
  • Further, the [0030] first electrode surface 33 a is formed on one side surface of the upper conductive layer 31 a, and the second electrode surface 33 b is formed on one side surface of the lower conductive layer 31 b. The side surface of the upper conductive layer 31 a having the first electrode surface 33 a and the side surface of the lower conductive layer 31 b having the second electrode surface 33 b are on the same side surface of the upper and the lower conductive layer 31 a and 31 b. The first and the second electrode surfaces 33 a and 33 b are electrically and mechanically connected to the corresponding connection pads of the printed circuit board. Therefore, preferably, the first and the second electrode surfaces 33 a and 33 b are metal layers including gold (Au) so as to subsequently perform the soldering.
  • In the aforementioned [0031] chip scale package 30, the upper and the lower terminals (not shown) formed on the upper and the lower surfaces of the chip 35 are connected to the first and the second electrode surfaces 33 a and 33 b through the upper and the lower conductive layers 31 a and 31 b, respectively. Therefore, the side surfaces having the first and the second electrode surfaces 33 a ad 33 b are mounting surfaces on the printed circuit board. That is, the chip scale package 30 of FIG. 3 is turned at an angle of 90 degrees, and the turned chip scale package 30 is then mounted on the printed circuit board so that the first and the second electrode surfaces 33 a ad 33 b are connected to the corresponding connection pads of the printed circuit board.
  • In order to prevent the upper and the lower [0032] conductive layers 31 a and 31 b, which are exposed to the outside, from oxidizing, a passivation layer 37 may be formed on the upper and the lower conductive layers 31 a and 31 b except for the first and the second electrode surfaces 33 a and 33 b. Preferably, the passivation layer 37 is an insulation film formed by coating an insulating resin. If necessary, the passivation layer 37 may be further formed on the exposed side surfaces of the chip 35.
  • FIG. 4 is a perspective view of a chip [0033] scale package assembly 70, in which a chip scale package 40 is mounted on a printed circuit board 51 in accordance with the preferred embodiment of the present invention.
  • As shown in FIG. 4, the [0034] chip package assembly 70 comprises the chip scale package 40 and the printed circuit board 51 for mounting the chip scale package 40. The chip scale package 40 comprises a chip 45, an upper conductive layer 41 a formed on the upper surface of the chip 45, a lower conductive layer 41 b formed on the lower surface of the chip 45, a first electrode surface 43 a formed on one side surface of the upper conductive layer 41 a, and a second electrode surface 43 b formed on one side surface of the lower conductive layer 41 b. Herein, the side surface of the upper conductive layer 41 a having the first electrode surface 43 a and the side surface of the lower conductive layer 41 b having the second electrode surface 43 b are on the same side surfaces of the upper and the lower conductive layers 41 a and 41 b. The first and the second electrode surfaces 43 a and 43 b are mounting surfaces of the chip scale package 40 on the printed circuit board 51. The first and the second electrode surfaces 43 a and 43 b are connected to the upper and the lower terminals (not shown) of the chip 45 through the upper and the lower conductive layers 41 a and 41 b, respectively. The chip scale package 40 is mounted on the printed circuit board 51 by disposing the first and the second electrode surfaces 43 a and 43 b of the chip scale package 40 on corresponding connection pads 53 a and 53 b of the printed circuit board 51 and by performing the soldering between the first and the second electrode surfaces 43 a and 43 b and the connection pads 53 a and 53 b, thereby completing the fabrication of the chip package assembly 70 of FIG. 4.
  • Designated circuits (not shown) formed on the printed [0035] circuit board 51 are connected to each terminal of the chip 45 via the first and the second electrode surfaces 43 a and 43 b of the chip scale package 40 connected to the connection pads 53 a and 53 b. As described above, the first and the second conductive layers 41 a and 41 b have a designated depth according to the interval between the connection pads 53 a and 53 b of the printed circuit board 51.
  • Further, the present invention provides a method of fabricating the chip scale package. FIGS. 5[0036] a through 5 f are cross-sectional views illustrating each step of the method of fabricating the chip scale package in accordance with the preferred embodiment of the present invention.
  • First, as shown in FIG. 5[0037] a, a wafer 125 including a plurality of chips is prepared. A terminal is formed on the upper and the lower surfaces of each chip. Herein, each chip is divided by a dotted line of the upper surface of the wafer 125. FIG. 5a shows a partial cross-section of the wafer 125. However, the whole structure of the wafer 125 with a plurality of the chips will be apparent to those skilled in the art.
  • The chip comprises an upper and a [0038] lower terminals 101 a and 101 b on its upper and lower surfaces, respectively. Further, a mask pattern 118 with a plurality of windows is formed on the wafer 125, thereby exposing terminal areas of the wafer 125. The windows of the mask pattern 118 correspond to the terminal areas of the wafer 125.
  • As shown in FIG. 5[0039] b, upper and lower conductive layers 121 a and 121 b are formed on the upper and the lower surfaces of the wafer 125, respectively. Then, passivation layers 127 a and 127 b are formed on the first and the lower conductive layers 121 a and 121 b, respectively.
  • The upper and the lower [0040] conductive layers 121 a and 121 b are connected to the upper and the lower terminals 101 a and 101 b, respectively. The upper and the lower conductive layers 121 a and 121 b may be formed by the plating step. However, preferably, the upper and the lower conductive layers 121 a and 121 b are formed by forming a plating layer and then by stacking at least one copper layer on the plating layer, thereby having a depth corresponding to the interval between the connection pads of the printed circuit board.
  • The passivation layers [0041] 127 a and 127 b prevent the upper and the lower conductive layers 121 a and 121 b from oxidizing, thereby improving the reliability of the package. Preferably, the upper and the lower conductive layers 121 a and 121 b are insulation layers formed by coating an insulation resin. In case the wafer 125 can be sufficiently protected from the external stresses only using the naturally formed oxidation layer according to the usage condition of the chip scale package, the passivation layers 127 a and 127 b may be omitted. Further, the step of forming the passivation layers 127 a and 127 b may be variously applied. That is, as shown in FIG. 5f, which will be described later, after a dicing step, the passivation may be collectively formed on the upper, the lower, and the side surfaces of the conductive layers. However, considering on the oxidation of the conductive layers or an attachment of one surface of the wafer to a tape during the dicing step, the passivation layers 127 a and 127 b are preferably formed at this step.
  • As shown in FIG. 5[0042] c, the wafer is first-diced so as to form one side surface of the chip scale package. Preferably, the wafer is diced along the scribe lines into two rows. In the first-diced wafer 130′ including two chip scale packages, only one side surface of each chip scale package is exposed to the outside.
  • As shown in FIG. 5[0043] d, first and second electrode layers 133 a and 133 b are formed on the side surfaces of the upper and the lower conductive layers 121 a and 121 b of the diced wafer 130′, respectively. The first and the second electrode surfaces 133 a and 133 b are connected to each terminal of the chip through the first and the second conductive layers 121 a and 121 b. The first and the second electrode surfaces 133 a and 133 b are formed by the plating process using gold (Au). Thereby, the electrode surface is not formed on the side surfaces of the chip made of silicon and the passivation layer made of insulating resin, but is formed on the side surfaces of the first and the second conductive layers 121 a and 121 b made of metal. That is, the first and the second electrode surfaces 133 a and 133 b are selectively formed on the wafer.
  • After forming the first and the second electrode surfaces [0044] 133 a and 133 b, as shown in FIG. 5e, the first-diced wafer 130′ is then second-diced, thereby forming a plurality of chip scale package units 130″. Then, as shown in FIG. 5f, a passivation layer 137 is formed on the side surfaces of the first and the second conductive layers 121 a and 121 b, thereby completing the fabrication of a chip scale package 140, as shown in FIG. 3. The passivation layer 137 shown in FIG. 5f is formed in the same manner as the passivation layers 127 a and 127 b shown in FIG. 5b. That is, the passivation layer 137 shown in FIG. 5f is also formed by coating insulating rein.
  • The method of fabricating the chip scale package shown in FIGS. 5[0045] a through 5 f is a preferred embodiment of the present invention. Therefore, the method of fabricating the chip scale package may be variously modified within the scope and spirit of the present invention. Particularly, the steps shown in FIGS. 5c through 5 f can be widely modified according to the dicing steps. That is, after first-dicing the wafer so that side surfaces other than a designated side surface of the chip scale package are formed, a passivation layer is formed on side surfaces of conductive layers forming the side surface obtained by the first-dicing step, respectively. Then, the first-diced wafer is second-diced, thereby forming chip scale package units. An electrode surface is formed on the side surfaces the conductive layers forming the side surface obtained by the second-dicing step, respectively. However, as described above, the wafer is attached and fixed to the tape prior to the dicing step. In this case, as larger sized wafer is attached to the tape, the fabrication process is more stably performed. Therefore, preferably, a large area of the first-diced wafer is fixed to the tape. Therefore, the aforementioned steps shown in FIGS. 5c to 5 f are preferable.
  • In accordance with the method of fabricating the chip scale package of the present invention, the wafer is diced into a plurality of chip scale packages having one chip, and the electrode surfaces are formed on the side surfaces of two conductive layers of one side surface of the chip scale package and the passivation layers are formed on other side surfaces of the conductive layers. Therefore, each dicing step for forming the side surfaces of the chip scale package and the steps for forming the passivation layers and the electrode surfaces may be variously modified in order and manner. These modifications or improvements are within the scope and sprit of the present invention. [0046]
  • As apparent from the above description, the present invention provides a chip scale package, which is miniaturized and more easily fabricated, by forming conductive layers on upper and lower surfaces of a chip, each having a terminal and by forming electrode surfaces on the same sides surface of the conductive layers, thereby improving the reliability of the package. Further, the present invention provides a method for fabricating the chip scale package, in which the conventional wire bonding step or via hole forming step are omitted, thereby simplifying the fabrication process and reducing the fabrication cost. [0047]
  • Although the preferred embodiments of the present invention have been disclosed for illustrative purposes, those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing from the scope and spirit of the invention as disclosed in the accompanying claims. [0048]

Claims (28)

What is claimed is:
1. A chip scale package comprising:
a chip having a first surface provided with a first terminal and a second surface provided with a second terminal, the second surface being opposite to the first surface;
a first and a second conductive layers formed on the first and the second surfaces of the chip, respectively; and
electrode surfaces formed on each of designated side surfaces of the first and the second conductive layers.
2. The chip scale package as set forth in claim 1, further comprising passivation layers, each formed on the exposed surfaces of the first and the second conductive layers except for the side surfaces having the electrode surfaces.
3. The chip scale package as set forth in claim 2, wherein said passivation layers are made of insulating films formed by coating insulation resin.
4. The chip scale package as set forth in claim 1, wherein the side surface of the chip and the side surfaces of the first and the second conductive layers form one flat surface.
5. The chip scale package as set forth in claim 1, wherein the conductive layers are metal layers including copper (Cu).
6. The chip scale package as set forth in claim 1, wherein the electrode surfaces are metal layers including gold (Au).
7. The chip scale package as set forth in claim 1, wherein each of the first and the second conductive layers comprises a plating layer formed on the first and the second surfaces of the chip, and at least one copper layer stacked on the plating layer.
8. The chip scale package as set forth in claim 1, wherein the chip is a diode.
9. A chip scale package assembly comprising:
a chip scale package comprising:
a chip having a first surface provided with a first terminal and a second surface provided with a second terminal, the second surface being opposite to the first surface;
a first and a second conductive layers formed on the first and the second surface of the chip, respectively; and
electrode surfaces formed on each of designated side surfaces of the first and the second conductive layers; and
a printed circuit board comprising:
connection pads for being connected to the electrode surfaces of the chip scale package; and
circuit patterns connected to the connection pads.
10. The chip scale package assembly as set forth in claim 9, further comprising passivation layers, each formed on the exposed surfaces of the first and the second conductive layers except for the side surfaces having the electrode surfaces.
11. The chip scale package assembly as set forth in claim 10, wherein said passivation layers are made of insulating films formed by coating insulation resin.
12. The chip scale package assembly as set forth in claim 9, wherein the conductive layers are metal layers including copper (Cu).
13. The chip scale package assembly as set forth in claim 9, wherein the electrode surfaces are metal layers including gold (Au).
14. The chip scale package assembly as set forth in claim 9, wherein each of the first and the second conductive layers comprises a plating layer formed on the first and the second surfaces of the chip, and at least one copper layer stacked on the plating layer.
15. The chip scale package assembly as set forth in claim 9, wherein the chip is a diode.
16. A method of fabricating a chip scale package, said method comprising the steps of:
(i) preparing a wafer including a plurality of chips, said chip including a terminal on each of its upper and its lower surfaces, respectively;
(ii) forming conductive layers, each formed on the upper and the lower surfaces of the wafer; and
(iii) dicing the wafer into package units, each package unit including a chip, followed by forming electrode surfaces formed each of designated side surfaces of the conductive layers.
17. The method of fabricating the chip scale package as set forth in claim 16, wherein the step (iii) further comprises the step of forming passivation layers, each formed on the exposed surfaces of the first and the second conductive layers except for the side surfaces having the electrode surfaces.
18. The method of fabricating the chip scale package as set forth in claim 17, wherein said passivation layers are made of insulating films formed by coating insulation resin.
19. The method of fabricating the chip scale package as set forth in claim 16, after the step (ii), further comprising the step of forming passivation layers, each formed on the first and the second conductive layers except for the side surfaces having the electrode surfaces,
wherein the step (iii) comprises the sub-steps of:
first-dicing the wafer so that one side surface of the chip scale package is formed;
forming electrode surfaces on side surfaces of the first and the second conductive layers, said side surfaces formed on the side surface of the chip scale package obtained by first-dicing the wafer;
second-dicing the wafer into package units; and
forming passivation layers on side surfaces of the first and the second conductive layers, said side surfaces formed on the side surface of the chip scale package obtained by second-dicing the wafer.
20. The method of fabricating the chip scale package as set forth in claim 19, wherein the step of first-dicing the wafer is the step of dicing the wafer so that scribe lines of the wafer are cut into two rows.
21. The method of fabricating the chip scale package as set forth in claim 16, wherein the step (iii) comprises the sub-steps of:
first-dicing the wafer so that one side surface of the chip scale package is formed;
forming passivation layers on side surfaces of the first and the second conductive layers, said side surfaces formed on the side surface of the chip scale package obtained by first-dicing the wafer;
second-dicing the wafer into package units; and
forming electrode surfaces on side surfaces of the first and the second conductive layers, said side surfaces formed on the side surface obtained by second-dicing the wafer.
22. The method of fabricating the chip scale package as set forth in claim 21, wherein in the step of first-dicing, the wafer is diced into two package units.
23. The method of fabricating the chip scale package as set forth in claim 16, wherein the conductive layers are formed by a plating method.
24. The method of fabricating the chip scale package as set forth in claim 16, wherein the conductive layers are metal layers including copper (Cu).
25. The method of fabricating the chip scale package as set forth in claim 16, wherein the electrode surfaces are metal layers including gold (Au).
26. The method of fabricating the chip scale package as set forth in claim 16, wherein the conductive layers are formed by forming metal layers by a plating method and by stacking at least one copper layer on each metal layer.
27. The method of fabricating the chip scale package as set forth in claim 16, wherein the electrode surfaces are formed by a plating method.
28. The method of fabricating the chip scale package as set forth in claim 16, wherein the chip is a diode.
US10/329,572 2002-03-18 2002-12-27 Chip scale package and method of fabricating the same Abandoned US20030174482A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/988,523 US7176058B2 (en) 2002-03-18 2004-11-16 Chip scale package and method of fabricating the same

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR2002-14570 2002-03-18
KR10-2002-0014570A KR100461718B1 (en) 2002-03-18 2002-03-18 Chip scale package and the method of fabricating the same

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US10/988,523 Division US7176058B2 (en) 2002-03-18 2004-11-16 Chip scale package and method of fabricating the same

Publications (1)

Publication Number Publication Date
US20030174482A1 true US20030174482A1 (en) 2003-09-18

Family

ID=28036098

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/329,572 Abandoned US20030174482A1 (en) 2002-03-18 2002-12-27 Chip scale package and method of fabricating the same
US10/988,523 Expired - Fee Related US7176058B2 (en) 2002-03-18 2004-11-16 Chip scale package and method of fabricating the same

Family Applications After (1)

Application Number Title Priority Date Filing Date
US10/988,523 Expired - Fee Related US7176058B2 (en) 2002-03-18 2004-11-16 Chip scale package and method of fabricating the same

Country Status (5)

Country Link
US (2) US20030174482A1 (en)
JP (1) JP3660663B2 (en)
KR (1) KR100461718B1 (en)
CN (1) CN1282242C (en)
DE (1) DE10301510B4 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103956250A (en) * 2014-05-13 2014-07-30 华为技术有限公司 Surface pasting type planar magnetic element and module thereof
US20150200147A1 (en) * 2014-01-10 2015-07-16 Sfi Electronics Technology Inc. Miniaturized smd diode package and prscess for producing the same

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2005059553A1 (en) * 2003-12-19 2005-06-30 Chengdu Kuachang Medical Industrial Limited The biochip assay and its relative equipment
KR100816762B1 (en) * 2007-01-02 2008-03-25 삼성전자주식회사 Semiconductor package and module printed circuit board for mounting same
JP2008252058A (en) * 2007-03-08 2008-10-16 Toshiba Corp Semiconductor device and method of manufacturing same
CN101685836B (en) * 2008-09-26 2012-05-30 宏齐科技股份有限公司 Wafer-level vertical diode packaging structure manufacturing method
US8053885B2 (en) * 2009-01-12 2011-11-08 Harvatek Corporation Wafer level vertical diode package structure and method for making the same
CN102117789B (en) * 2010-01-04 2013-12-04 三星半导体(中国)研究开发有限公司 Semiconductor chip packaging structure and packaging method
US10679965B2 (en) * 2015-02-04 2020-06-09 Zowie Technology Corporation Semiconductor package structure with preferred heat dissipating efficacy without formation of short circuit
TWI651830B (en) * 2015-02-17 2019-02-21 立昌先進科技股份有限公司 Multifunctinal miniaturized smd electronic components and process for manufacturing the same
US9728935B2 (en) * 2015-06-05 2017-08-08 Lumentum Operations Llc Chip-scale package and semiconductor device assembly
KR20180094345A (en) 2017-02-15 2018-08-23 주식회사 모다이노칩 Chip package

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5994167A (en) * 1997-05-21 1999-11-30 Zowie Technology Corporation Method of making a fiberglass reinforced resin plate
US6177719B1 (en) * 1999-03-31 2001-01-23 Chih-Kung Huang Chip scale package of semiconductor

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4021839A (en) * 1975-10-16 1977-05-03 Rca Corporation Diode package
JPS60198759A (en) * 1984-03-22 1985-10-08 Toshiba Corp Leadless semiconductor element
US5403729A (en) 1992-05-27 1995-04-04 Micro Technology Partners Fabricating a semiconductor with an insulative coating
JPH0927591A (en) * 1995-07-10 1997-01-28 Hitachi Ltd Semiconductor device, manufacturing method thereof, and mounting method
JP3405494B2 (en) * 1995-08-28 2003-05-12 株式会社日立製作所 Chip type diode module
JPH11111742A (en) * 1997-09-30 1999-04-23 Hitachi Ltd Semiconductor device and manufacturing method thereof
KR100269540B1 (en) 1998-08-28 2000-10-16 윤종용 Method for manufacturing chip scale packages at wafer level
JP3312121B2 (en) * 1998-12-09 2002-08-05 シャープ株式会社 Manufacturing method of light emitting diode of chip component type
US6271060B1 (en) * 1999-09-13 2001-08-07 Vishay Intertechnology, Inc. Process of fabricating a chip scale surface mount package for semiconductor device
DE19944256C2 (en) * 1999-09-15 2002-12-12 Ernst Markart Test strips and measuring device for its measurement

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5994167A (en) * 1997-05-21 1999-11-30 Zowie Technology Corporation Method of making a fiberglass reinforced resin plate
US6177719B1 (en) * 1999-03-31 2001-01-23 Chih-Kung Huang Chip scale package of semiconductor

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150200147A1 (en) * 2014-01-10 2015-07-16 Sfi Electronics Technology Inc. Miniaturized smd diode package and prscess for producing the same
KR20150083781A (en) * 2014-01-10 2015-07-20 에스에프아이 일렉트로닉스 테크날러지 인코어퍼레이티드 Miniaturized smd diode package and process for producing the same
KR101650896B1 (en) * 2014-01-10 2016-08-24 에스에프아이 일렉트로닉스 테크날러지 인코어퍼레이티드 Miniaturized smd diode package and process for producing the same
US9691735B2 (en) * 2014-01-10 2017-06-27 Sfi Electronics Technology Inc. Miniaturized SMD diode package and process for producing the same
US9691736B2 (en) * 2014-01-10 2017-06-27 Sfi Electronics Technology Inc. Miniaturized SMD diode package and process for producing the same
CN103956250A (en) * 2014-05-13 2014-07-30 华为技术有限公司 Surface pasting type planar magnetic element and module thereof

Also Published As

Publication number Publication date
DE10301510B4 (en) 2009-07-23
DE10301510A1 (en) 2003-10-16
KR20030075384A (en) 2003-09-26
JP3660663B2 (en) 2005-06-15
CN1282242C (en) 2006-10-25
JP2003273280A (en) 2003-09-26
US7176058B2 (en) 2007-02-13
US20050087848A1 (en) 2005-04-28
KR100461718B1 (en) 2004-12-14
CN1445844A (en) 2003-10-01

Similar Documents

Publication Publication Date Title
US6815257B2 (en) Chip scale package and method of fabricating the same
US7312108B2 (en) Method for assembling a ball grid array package with two substrates
US6803254B2 (en) Wire bonding method for a semiconductor package
US7820480B2 (en) Lead frame routed chip pads for semiconductor packages
KR20060121823A (en) Reversible leadless package and methods of making and using same
JP2002016182A (en) Wiring board, semiconductor, device, and package stack semiconductor device
US8304864B2 (en) Lead frame routed chip pads for semiconductor packages
US7049173B2 (en) Method for fabricating semiconductor component with chip on board leadframe
US6774492B2 (en) Chip package assembly having chip package mounted on printed circuit board
US7176058B2 (en) Chip scale package and method of fabricating the same
US20100123236A1 (en) Semiconductor package having adhesive layer and method of manufacturing the same
US6855573B2 (en) Integrated circuit package and manufacturing method therefor with unique interconnector
US6841416B2 (en) Chip scale package and method of fabricating the same
US6653725B2 (en) Chip package and method of manufacturing the same
US7307352B2 (en) Semiconductor package having changed substrate design using special wire bonding
US20040089946A1 (en) Chip size semiconductor package structure
KR101394647B1 (en) Semiconductor package and method for fabricating the same
US6730539B2 (en) Method of manufacturing semiconductor device package
KR100818116B1 (en) Semiconductor package
KR100256306B1 (en) Stacked Multi-Chip Modules
KR100279249B1 (en) Stacked Package and Manufacturing Method
KR100708040B1 (en) Multi-layer circuit tape, semiconductor package using same and manufacturing method thereof
KR100381839B1 (en) Semiconductor package
KR20050003762A (en) Stack package and manufacturing method thereof
JPH06260530A (en) Semiconductor integrated circuit device

Legal Events

Date Code Title Description
AS Assignment

Owner name: SAMSUNG ELECTRO-MECHANICS CO., LTD., KOREA, REPUBL

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YOON, JOON HO;CHOI, YONG CHIL;BAE, SUK SU;REEL/FRAME:013622/0898

Effective date: 20021209

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION