[go: up one dir, main page]

US11196247B1 - Digital device using three states - Google Patents

Digital device using three states Download PDF

Info

Publication number
US11196247B1
US11196247B1 US17/073,624 US202017073624A US11196247B1 US 11196247 B1 US11196247 B1 US 11196247B1 US 202017073624 A US202017073624 A US 202017073624A US 11196247 B1 US11196247 B1 US 11196247B1
Authority
US
United States
Prior art keywords
port
state
pull
storage unit
states
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US17/073,624
Inventor
Peng-Han Chan
Chun-Hsien Lin
Sheng-Cheng LEE
Wen-Sheng Lin
Yu-Cheng Su
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
DIODES TAIWAN S.A R.L.
Dyna Image Corp
Original Assignee
Lite On Semiconductor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lite On Semiconductor Corp filed Critical Lite On Semiconductor Corp
Priority to US17/073,624 priority Critical patent/US11196247B1/en
Assigned to DYNA IMAGE CORPORATION reassignment DYNA IMAGE CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHAN, PENG-HAN, LEE, SHENG-CHENG, LIN, CHUN-HSIEN, LIN, WEN-SHENG, SU, YU-CHENG
Assigned to LITE-ON SEMICONDUCTOR CORP., DYNA IMAGE CORPORATION reassignment LITE-ON SEMICONDUCTOR CORP. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: DYNA IMAGE CORPORATION
Assigned to DYNA IMAGE CORPORATION reassignment DYNA IMAGE CORPORATION CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECTLY ENTERED APPLICATION NUMBER PREVIOUSLY RECORDED AT REEL: 054094 FRAME: 0519. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Assignors: CHAN, PENG-HAN, LEE, SHENG-CHENG, LIN, CHUN-HSIEN, LIN, WEN-SHENG, SU, YU-CHENG
Application granted granted Critical
Publication of US11196247B1 publication Critical patent/US11196247B1/en
Assigned to DIODES TAIWAN S.A R.L. reassignment DIODES TAIWAN S.A R.L. MERGER AND CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: DIODES TAIWAN S.A R.L., LITE-ON SEMICONDUCTOR CORPORATION
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02HEMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
    • H02H9/00Emergency protective circuit arrangements for limiting excess current or voltage without disconnection
    • H02H9/02Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess current
    • H02H9/023Current limitation using superconducting elements
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02HEMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
    • H02H9/00Emergency protective circuit arrangements for limiting excess current or voltage without disconnection
    • H02H9/02Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess current
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02HEMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
    • H02H3/00Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection
    • H02H3/02Details
    • H02H3/021Details concerning the disconnection itself, e.g. at a particular instant, particularly at zero value of current, disconnection in a predetermined order
    • H02H3/023Details concerning the disconnection itself, e.g. at a particular instant, particularly at zero value of current, disconnection in a predetermined order by short-circuiting
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02HEMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
    • H02H3/00Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection
    • H02H3/02Details
    • H02H3/025Disconnection after limiting, e.g. when limiting is not sufficient or for facilitating disconnection
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02HEMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
    • H02H9/00Emergency protective circuit arrangements for limiting excess current or voltage without disconnection
    • H02H9/04Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess voltage
    • H02H9/041Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess voltage using a short-circuiting device

Definitions

  • the present invention relates to a digital device; more particularly, to a circuit featuring “pull up” and “pull down” for identifying states of connection of a port, where the port determines a plurality of definitions through the three states of connection of ground (GND), voltage (VDD) and FLOAT.
  • GND ground
  • VDD voltage
  • FLOAT FLOAT
  • Image sensors are widely used in electronic devices. With the miniaturization of electronic device, the chip area of image sensor also needs to be reduced. For reducing the chip area, the number of pins is one of the important determinants. The pins inside the chip occupy generally large space, greater than the circuit area in average. An extra pad means an extra square area. Traditionally, a digital practice has two states: a pin has only two states of 0 and 1. It results in a large number of pads being set. Therefore, it is also considered as the reason for the increasing overall circuit area and the increasing burden on the manufacturing cost.
  • the main purpose of the present invention is to using a circuit featuring “pull up” and “pull down” for identifying states of connection of a port, where the port determines a plurality of definitions through the three condition states of GND, VDD and FLOAT; and, thus, a pad is saved for reducing the space and cost of the chip.
  • the present invention is a digital device using three states, comprising a pad circuit, a first storage unit, and a second storage unit, where the pad circuit comprises a first switch; a power current limiter being coupled between VDD and the first switch; a second switch; and a ground current limiter being coupled between GND and the second switch; where the first and second switches are co-connected to a port; the port determines three configurations with three states consisting of a GND state, a VDD state, and a FLOAT state; the power current limiter is a pull-up one of the port and the ground current limiter is a pull-down one of the port; and the pad circuit has the port with a pull-up path to VDD and a pull-down path to GND; where the first storage unit connects to the pad circuit to read and store one of the configurations of the port with the pull-up path of the port to VDD; the second storage unit connects to the pad circuit to read and store one of the configurations of the port with the pull
  • FIG. 1 is the circuit view showing the preferred embodiment according to the present invention.
  • FIG. 2 is the circuit view showing the pull up state
  • FIG. 3 is the circuit view showing the pull down state.
  • FIG. 1 to FIG. 3 are a circuit view showing a preferred embodiment according to the present invention; a circuit view showing a pull up state; and a circuit view showing a pull down state.
  • the present invention is a digital device using three states, comprising a pad circuit 1 , a first storage unit 2 , and a second storage unit 3 .
  • the pad circuit 1 comprises a first switch 11 ; a power current limiter 12 being coupled between VDD and the first switch 11 ; a second switch 13 ; and a ground current limiter 14 being coupled between GND and the second switch 13 .
  • the first and second switches 11 , 13 co-connect to a port 4 , where the port 4 determines three configurations with three states consisting of a ground (GND) state, a voltage (VDD) state, and a FLOAT state; the power current limiter 12 is a pull-up one of the port 4 and the ground current limiter 14 is a pull-down one of the port 4 ; and the pad circuit 1 has the port 4 with a pull-up path to VDD and a pull-down path to GND.
  • GND ground
  • VDD voltage
  • FLOAT FLOAT
  • the first storage unit 2 connects to the pad circuit 1 to read and store a configuration of the port 4 with the pull-up path of the port 4 to VDD.
  • the second storage unit 3 connects to the pad circuit 1 to read and store a configuration of the port 4 with the pull-down path of the port 4 to GND. After the pad circuit 1 switches the pull-up and pull-down paths through the first and second switches 11 , 13 , values stored in the first and second storage units 2 , 3 generate three combinations of the values stored to determine a plurality of definitions of the port 4 owing to three possible states of connection to the port 4 . Thus, a novel digital device using three states is obtained.
  • the first and second switches (SW 1 , SW 2 ) 11 , 13 remain in an off state by default when not driven to avoid current consumption.
  • the first storage unit 2 and the second storage unit 3 remain in a disabled state by default when not driven without executing any process, as shown in FIG. 1 .
  • the first switch 11 On processing a first control with the pad circuit 1 switching to the pull-up path of the port 4 to VDD through the first switch 11 , the first switch 11 is in a short-circuit state; the first storage unit 2 is in an enabled state; the second switch 13 is in an off state; and the second storage unit 3 is in a disabled state without executing any process. Therein, the first storage unit 2 directly reads and stores the configuration of the port 4 .
  • the first storage unit 2 If the state of connection of the port 4 is read as a state of connection to VDD, the first storage unit 2 is stored with 1 ; if the state of connection of the port 4 is read as a state of connection to GND, the first storage unit 2 is stored with 0; and if the state of connection of the port 4 is read as a state of connection of FLOAT, the first storage unit 2 is stored with 1 , as shown in FIG. 2 and Table 1.
  • the first switch 11 On processing a second control with the pad circuit 1 switching to the pull-down path of the port 4 to GND through the second switch 13 , the first switch 11 is in an off state; the first storage unit 2 is in a disabled state without executing any process; the second switch 13 is in a short-circuit state; and the second storage unit 3 is in an enabled state. Therein, the second storage unit 3 directly reads and stores the configuration of the port 4 .
  • the second storage unit 3 If the state of connection of the port 4 is read as a state of connection to VDD, the second storage unit 3 is stored with 1 ; if the state of connection of the port 4 is read as a state of connection to GND, the second storage unit 3 is stored with 0; and if the state of connection of the port 4 is read as a state of connection of FLOAT, the second storage unit 3 is stored with 0, as shown in FIG. 3 and Table 2.
  • the first storage unit 2 When the pad circuit 1 switches to the pull-up path through the first switch 11 , the first storage unit 2 directly reads and stores the configuration of the port 4 .
  • the second storage unit 3 When the pad circuit 1 switches to the pull-down path through the second switch 13 , the second storage unit 3 directly reads and stores the configuration of the port 4 .
  • the stored values of the first and second storage units 2 , 3 have three possible combinations. If the state of connection is to VDD, both of 1's are stored; to GND, both of 0's; and, FLOAT, 1 and 0.
  • the combinations of the stored values of the first and second storage units 2 , 3 shown in Table 3 it is known which one of VDD, GND, and FLOAT it is for the port 4 connects to.
  • the different combinations of stored values of the first and second storage units 2 , 3 can determines a plurality of definitions of the port 4 .
  • the present invention uses circuit characteristics of pull-up and pull-down to identify the states of connection of a port, where the port determines a plurality of definitions through three states of GND, VDD and FLOAT.
  • the pull-up power current limiter protects the port and the port determines a connection to GND at the moment.
  • the pull-down ground current limiter protects the port and the port determines a connection to VDD at the moment.
  • FLOAT is determined.
  • the present invention provides a digital device using the three states of VDD, GND, and FLOAT.
  • two current limiters e.g. resistor, diode, current source . . .
  • two switches e.g. resistor, diode, current source . . .
  • two storage units e.g. latch, register, capacitor, memory . . .
  • the present invention only connects two storage units to the port for a pad circuit to obtain the three states with one pad saved to reduce the space and cost of the chip.
  • the present invention is a digital device using three states, where a circuit featuring “pull up” and “pull down” is used to identify the state of connection of a port; the port determines a plurality of definitions through the three states of condition of GND, VDD and FLOAT; and, thus, a pad is saved for reducing the space and cost of a chip.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

A digital device is provided. The digital device uses three states, including a ground (GND) state, a voltage (VDD) state, and a FLOAT state. On designing a chip, two storage units and a pad circuit are set inside; the pad circuit comprises a current limiter and two switches; and less ports contained are required than the conventional. That is, one port obtains three states. As comparing to the conventional having only two states, the present invention uses the port connected with two storage units in the pad circuit for obtaining the three states; a circuit featuring “pull up” and “pull down” is used to identify the state of connection of the port; and the port determines a plurality of definitions through the three states of GND, VDD and FLOAT. Thus, a pad is saved for reducing the space and cost of the chip.

Description

TECHNICAL FIELD OF THE INVENTION
The present invention relates to a digital device; more particularly, to a circuit featuring “pull up” and “pull down” for identifying states of connection of a port, where the port determines a plurality of definitions through the three states of connection of ground (GND), voltage (VDD) and FLOAT.
DESCRIPTION OF THE RELATED ARTS
Image sensors are widely used in electronic devices. With the miniaturization of electronic device, the chip area of image sensor also needs to be reduced. For reducing the chip area, the number of pins is one of the important determinants. The pins inside the chip occupy generally large space, greater than the circuit area in average. An extra pad means an extra square area. Traditionally, a digital practice has two states: a pin has only two states of 0 and 1. It results in a large number of pads being set. Therefore, it is also considered as the reason for the increasing overall circuit area and the increasing burden on the manufacturing cost.
Since the circuit board space is compact, it is required to save space as much as possible for other valuable functions. However, the above traditional design method not only consumes space and costs more; but also, obviously, wastes a lot of valuable space on the circuit board. Hence, the prior arts do not fulfill all users' requests on actual use.
SUMMARY OF THE INVENTION
The main purpose of the present invention is to using a circuit featuring “pull up” and “pull down” for identifying states of connection of a port, where the port determines a plurality of definitions through the three condition states of GND, VDD and FLOAT; and, thus, a pad is saved for reducing the space and cost of the chip.
To achieve the above purposes, the present invention is a digital device using three states, comprising a pad circuit, a first storage unit, and a second storage unit, where the pad circuit comprises a first switch; a power current limiter being coupled between VDD and the first switch; a second switch; and a ground current limiter being coupled between GND and the second switch; where the first and second switches are co-connected to a port; the port determines three configurations with three states consisting of a GND state, a VDD state, and a FLOAT state; the power current limiter is a pull-up one of the port and the ground current limiter is a pull-down one of the port; and the pad circuit has the port with a pull-up path to VDD and a pull-down path to GND; where the first storage unit connects to the pad circuit to read and store one of the configurations of the port with the pull-up path of the port to VDD; the second storage unit connects to the pad circuit to read and store one of the configurations of the port with the pull-down path of the port to GND; and where, after the pad circuit switches the pull-up path and the pull-down path through the first and second switches, values stored in the first and second storage units generate three combinations of the values stored to determine a plurality of definitions of the port out of the states of three possible connection to the port.
Accordingly, a novel digital device using three states is obtained.
BRIEF DESCRIPTION OF THE DRAWINGS
The present invention will be better understood from the following detailed description of the preferred embodiment according to the present invention, taken in conjunction with the accompanying drawings, in which
FIG. 1 is the circuit view showing the preferred embodiment according to the present invention;
FIG. 2 is the circuit view showing the pull up state; and
FIG. 3 is the circuit view showing the pull down state.
DESCRIPTION OF THE PREFERRED EMBODIMENT
The following description of the preferred embodiment is provided to understand the features and the structures of the present invention.
Please refer to FIG. 1 to FIG. 3, which are a circuit view showing a preferred embodiment according to the present invention; a circuit view showing a pull up state; and a circuit view showing a pull down state. As shown in the figures, the present invention is a digital device using three states, comprising a pad circuit 1, a first storage unit 2, and a second storage unit 3.
The pad circuit 1 comprises a first switch 11; a power current limiter 12 being coupled between VDD and the first switch 11; a second switch 13; and a ground current limiter 14 being coupled between GND and the second switch 13. The first and second switches 11, 13 co-connect to a port 4, where the port 4 determines three configurations with three states consisting of a ground (GND) state, a voltage (VDD) state, and a FLOAT state; the power current limiter 12 is a pull-up one of the port 4 and the ground current limiter 14 is a pull-down one of the port 4; and the pad circuit 1 has the port 4 with a pull-up path to VDD and a pull-down path to GND.
The first storage unit 2 connects to the pad circuit 1 to read and store a configuration of the port 4 with the pull-up path of the port 4 to VDD.
The second storage unit 3 connects to the pad circuit 1 to read and store a configuration of the port 4 with the pull-down path of the port 4 to GND. After the pad circuit 1 switches the pull-up and pull-down paths through the first and second switches 11, 13, values stored in the first and second storage units 2, 3 generate three combinations of the values stored to determine a plurality of definitions of the port 4 owing to three possible states of connection to the port 4. Thus, a novel digital device using three states is obtained.
In the beginning, the first and second switches (SW1, SW2) 11, 13 remain in an off state by default when not driven to avoid current consumption. The first storage unit 2 and the second storage unit 3 remain in a disabled state by default when not driven without executing any process, as shown in FIG. 1.
On processing a first control with the pad circuit 1 switching to the pull-up path of the port 4 to VDD through the first switch 11, the first switch 11 is in a short-circuit state; the first storage unit 2 is in an enabled state; the second switch 13 is in an off state; and the second storage unit 3 is in a disabled state without executing any process. Therein, the first storage unit 2 directly reads and stores the configuration of the port 4. If the state of connection of the port 4 is read as a state of connection to VDD, the first storage unit 2 is stored with 1; if the state of connection of the port 4 is read as a state of connection to GND, the first storage unit 2 is stored with 0; and if the state of connection of the port 4 is read as a state of connection of FLOAT, the first storage unit 2 is stored with 1, as shown in FIG. 2 and Table 1.
TABLE 1
State of port
VDD GND FLOAT
First storage unit 1 0 1
On processing a second control with the pad circuit 1 switching to the pull-down path of the port 4 to GND through the second switch 13, the first switch 11 is in an off state; the first storage unit 2 is in a disabled state without executing any process; the second switch 13 is in a short-circuit state; and the second storage unit 3 is in an enabled state. Therein, the second storage unit 3 directly reads and stores the configuration of the port 4. If the state of connection of the port 4 is read as a state of connection to VDD, the second storage unit 3 is stored with 1; if the state of connection of the port 4 is read as a state of connection to GND, the second storage unit 3 is stored with 0; and if the state of connection of the port 4 is read as a state of connection of FLOAT, the second storage unit 3 is stored with 0, as shown in FIG. 3 and Table 2.
TABLE 2
State of port
VDD GND FLOAT
Second storage unit 1 0 0
When the pad circuit 1 switches to the pull-up path through the first switch 11, the first storage unit 2 directly reads and stores the configuration of the port 4. When the pad circuit 1 switches to the pull-down path through the second switch 13, the second storage unit 3 directly reads and stores the configuration of the port 4. It can be found that the stored values of the first and second storage units 2, 3 have three possible combinations. If the state of connection is to VDD, both of 1's are stored; to GND, both of 0's; and, FLOAT, 1 and 0. Hence, with the combinations of the stored values of the first and second storage units 2,3 shown in Table 3, it is known which one of VDD, GND, and FLOAT it is for the port 4 connects to. Thus, the different combinations of stored values of the first and second storage units 2,3 can determines a plurality of definitions of the port 4.
TABLE 3
State of port
VDD GND FLOAT
First storage unit 1 0 1
(Pull up)
Second storage unit 1 0 0
(Pull down)
The present invention uses circuit characteristics of pull-up and pull-down to identify the states of connection of a port, where the port determines a plurality of definitions through three states of GND, VDD and FLOAT.
If a switch switches a pad circuit to a pull-up power current limiter, the pull-up power current limiter protects the port and the port determines a connection to GND at the moment.
If the switch switches the pad circuit to a pull-down ground current limiter, the pull-down ground current limiter protects the port and the port determines a connection to VDD at the moment.
If the port does not connect to VDD or GND, FLOAT is determined.
Thus, the present invention provides a digital device using the three states of VDD, GND, and FLOAT. On designing a chip, two current limiters (e.g. resistor, diode, current source . . . ), two switches, and two storage units (e.g. latch, register, capacitor, memory . . . ) are set inside to obtain three states of a port, which means ports required for the conventional is possible to become fewer. As comparing to the conventional port having only two states, the present invention only connects two storage units to the port for a pad circuit to obtain the three states with one pad saved to reduce the space and cost of the chip.
To sum up, the present invention is a digital device using three states, where a circuit featuring “pull up” and “pull down” is used to identify the state of connection of a port; the port determines a plurality of definitions through the three states of condition of GND, VDD and FLOAT; and, thus, a pad is saved for reducing the space and cost of a chip.
The preferred embodiment herein disclosed is not intended to unnecessarily limit the scope of the invention. Therefore, simple modifications or variations belonging to the equivalent of the scope of the claims and the instructions disclosed herein for a patent are all within the scope of the present invention.

Claims (6)

What is claimed is:
1. A digital device using three states, comprising
a pad circuit, said pad circuit comprising
a first switch;
a power current limiter being coupled between VDD and said first switch;
a second switch; and
a ground current limiter being coupled between GND and said second switch,
wherein said first and second switches are co-connected to a port; said port determines three configurations with three states consisting of a ground (GND) state, a voltage (VDD) state, and a FLOAT state; said power current limiter is a pull-up one of said port and said ground current limiter is a pull-down one of said port; and said pad circuit has said port with a pull-up path to VDD and a pull-down path to GND;
a first storage unit, said first storage unit connecting to said pad circuit to read and store one of said configurations of said port with said pull-up path of said port to VDD; and
a second storage unit, said second storage unit connecting to said pad circuit to read and store one of said configurations of said port with said pull-down path of said port to GND,
wherein, after said pad circuit switches said pull-up path and said pull-down path through said first and second switches, values stored in said first and second storage units generate three combinations of said values stored to determine a plurality of definitions of said port out of said states of three possible connection to said port.
2. The digital device according to claim 1,
wherein said first and second switches remain in an off state by default when not driven; and said first and second storage units remain in a disabled state by default when not driven.
3. The digital device according to claim 1,
wherein, when said pad circuit switches to said pull-up path of said port to VDD, said first switch is in a short-circuit state; said first storage unit is in an enabled state; said second switch is in an off state; said second storage unit is in a disabled state; and said first storage unit reads and stores one of said configurations of said port.
4. The digital device according to claim 1,
wherein, when said pad circuit switches to said pull-down path of said port to GND, said first switch is in an off state; said first storage unit is in a disabled state; said second switch is in a short-circuit state; said second storage unit is in an enabled state; and said second storage unit reads and stores one of said configurations of said port.
5. The digital device according to claim 1,
wherein, each of said power current limiter and said ground current limiter is selected from a group consisting of a resistor, a diode, and a current source.
6. The digital device according to claim 1,
wherein, each of said first storage unit and said second storage unit is selected from a group consisting of a latch, a register, a capacitor, and a memory.
US17/073,624 2020-10-19 2020-10-19 Digital device using three states Active US11196247B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US17/073,624 US11196247B1 (en) 2020-10-19 2020-10-19 Digital device using three states

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US17/073,624 US11196247B1 (en) 2020-10-19 2020-10-19 Digital device using three states

Publications (1)

Publication Number Publication Date
US11196247B1 true US11196247B1 (en) 2021-12-07

Family

ID=78818715

Family Applications (1)

Application Number Title Priority Date Filing Date
US17/073,624 Active US11196247B1 (en) 2020-10-19 2020-10-19 Digital device using three states

Country Status (1)

Country Link
US (1) US11196247B1 (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7157931B2 (en) * 2003-01-27 2007-01-02 Samsung Electronics Co., Ltd. Termination circuits having pull-down and pull-up circuits and related methods
US8072235B2 (en) * 2005-12-19 2011-12-06 Rambus Inc. Integrated circuit with configurable on-die termination
US8866529B2 (en) * 2012-10-09 2014-10-21 Novatek Microelectronics Corp. Interface circuit
US20180277196A1 (en) * 2017-03-24 2018-09-27 Realtek Semiconductor Corp. Double data rate synchronous dynamic random access memory and output driving circuit thereof

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7157931B2 (en) * 2003-01-27 2007-01-02 Samsung Electronics Co., Ltd. Termination circuits having pull-down and pull-up circuits and related methods
US8072235B2 (en) * 2005-12-19 2011-12-06 Rambus Inc. Integrated circuit with configurable on-die termination
US8466709B2 (en) * 2005-12-19 2013-06-18 Rambus Inc. Integrated circuit with configurable on-die termination
US8866529B2 (en) * 2012-10-09 2014-10-21 Novatek Microelectronics Corp. Interface circuit
US20180277196A1 (en) * 2017-03-24 2018-09-27 Realtek Semiconductor Corp. Double data rate synchronous dynamic random access memory and output driving circuit thereof

Similar Documents

Publication Publication Date Title
US20120131243A1 (en) Multiplexing pin control circuit for computer system
WO2020168949A1 (en) Display driving circuit-based terminal device
US11196247B1 (en) Digital device using three states
EP0463261B1 (en) IC card with improved power supply switching circuitry
US10824220B2 (en) Methods and apparatus for a power management unit
US8497727B2 (en) Double pole double throw switch device
US9240785B2 (en) Analog signal compatible CMOS switch as an integrated peripheral to a standard microcontroller
US20180352183A1 (en) Image sensor
JP2002315303A (en) Power module
US11081840B2 (en) Detection circuit applied to a connecting port
CN210722407U (en) Terminal equipment based on display driving circuit
US10727866B2 (en) Keyboard apparatus
US6580359B1 (en) Selectable input buffer control system
CN111934275A (en) Overcurrent protection circuit, control circuit, chip and control method
US7148737B2 (en) Semiconductor switching circuit
WO2022105247A1 (en) Circuit structure for achieving multiplexing of pin of circuit
CN212183095U (en) Power supply control circuit and electronic relay
US10523212B2 (en) Semiconductor device capable of preventing reset of counting circuit
US10868420B2 (en) Input protection circuit
CN215499379U (en) Video decoding circuit based on video decoding chip
CN220894868U (en) Multi-key circuit and electronic equipment
TWI474464B (en) Integrated circuit having esd protection capability
TW202008727A (en) Programmable Array Logic
CN216927462U (en) Circuit, chip and electronic equipment
CN222509286U (en) Single-key startup and shutdown circuit and chip

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO SMALL (ORIGINAL EVENT CODE: SMAL); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4