[go: up one dir, main page]

US10256821B2 - Dual function analog or digital input/output buffer - Google Patents

Dual function analog or digital input/output buffer Download PDF

Info

Publication number
US10256821B2
US10256821B2 US15/437,593 US201715437593A US10256821B2 US 10256821 B2 US10256821 B2 US 10256821B2 US 201715437593 A US201715437593 A US 201715437593A US 10256821 B2 US10256821 B2 US 10256821B2
Authority
US
United States
Prior art keywords
digital
analog
output buffer
module
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US15/437,593
Other versions
US20180241378A1 (en
Inventor
Venkateswar Reddy Kowkutla
Erkan Bilhan
Venkateswara Reddy Pothireddy
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Priority to US15/437,593 priority Critical patent/US10256821B2/en
Assigned to TEXAS INSTRUMENTS INCORPORATED reassignment TEXAS INSTRUMENTS INCORPORATED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BILHAN, ERKAN, KOWKUTLA, VENKATESWAR REDDY, POTHIREDDY, VENKATESWARA REDDY
Publication of US20180241378A1 publication Critical patent/US20180241378A1/en
Priority to US16/284,212 priority patent/US10574235B2/en
Application granted granted Critical
Publication of US10256821B2 publication Critical patent/US10256821B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/017509—Interface arrangements
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits

Definitions

  • the technical field of this invention is dual function input/output buffers.
  • SoC Systems on a Chip
  • ATE Automated Test Equipment
  • I/O input/output pin
  • FIG. 1 shows the prior art implementation with separate digital and analog input/output connections between the System on a Chip under test and the Automated Test Equipment;
  • FIG. 2 shows the System on a Chip under test and the Automated Test Equipment connected by dual use analog and digital test connections;
  • FIG. 3 shows an implementation of a dual analog/digital input/output buffer
  • FIG. 4 shows an alternate implementation of a dual analog/digital input/output buffer
  • FIG. 5 shows a flowchart of the operating modes.
  • FIG. 1 A prior art implementation is shown on FIG. 1 .
  • System on a Chip 101 containing a plurality of functional modules such as digital module 102 and analog module 103 is connected to automated test equipment 104 . Connection is made by separate digital input/output connections 105 and analog input/output connections 106 .
  • FIG. 2 illustrates the method described herein.
  • System on a chip 201 containing digital modules 202 and analog modules 203 is connected to automated test equipment 204 by dual function connections 205 . Since these interconnections are operable to function either as digital or analog connections, the automated test equipment is able to optimize the testing function by dynamically allocating analog or digital connections as required for the test process.
  • FIG. 3 describes an implementation of the dual function analog or digital input/output buffer implemented on the System on a Chip 300 .
  • Digital module 301 communicates to the dual function input/output buffer 303 through output connection 305 and input connection 306 , with control connection 304 operable to switch the dual function buffer 303 between digital input or output by placing the output buffer 311 in high impedance state during input to buffer 312 .
  • the dual function buffer 303 connected to SoC package pin 310 .
  • Analog module 302 communicates with the dual function buffer 303 through bidirectional connection 307 .
  • Isolation analog switch 313 controlled by analog/digital function selection line 308 is operable to isolate the analog module 302 from the package I/O pin 310 when the switch is open, or to connect said analog module 302 via connection 309 to I/O pin 310 when the analog isolation switch 313 is closed, and output buffer 311 is in the high impedance state.
  • FIG. 4 shows an alternate implementation of the dual function analog or digital input/output buffer implemented on the System on a Chip 400 that reduces the number of connections between the digital module and the digital input/output buffer.
  • Digital module 401 communicates to the dual function input/output buffer 403 through bidirectional input/output connection 405 and input/output direction control connection 404 .
  • Direction control connection 404 will place buffer 406 in a high impedance state and enables buffer 407 when the input function is selected, and places buffer 407 in a high impedance state with buffer 406 enabled during output.
  • FIG. 5 shows a flowchart of the operation of the dual function input/output buffer.
  • the analog or digital operation mode is selected in 501 .
  • digital mode the analog isolation switch 313 is opened in 502 , then input or output mode is selected in 503 .
  • the output buffer 311 is placed in the high impedance state in 504 .
  • output mode output buffer 311 is enabled in 505 .
  • the outputs from 504 and 505 are connected to SoC package pin 508 .
  • output buffer 311 is placed in the high impedance state in 506 , then isolation switch 313 is closed in 507 thus connecting the analog modules to I/O pin 508 .
  • the described implementation in addition to optimizing the SoC test sequence also optimizes the overall area of the dual function I/O buffer 303 by sharing the Electro Static Discharge (ESD) protection of digital input/output and analog feedthrough input/output functions and by utilizing unused areas inside the digital input/output functions for the analog switch integration.
  • ESD Electro Static Discharge

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

A method and circuitry that enables an input/output pin (I/O) on a System on a Chip to function either as an analog or as a digital input/output without compromising the overall performance of the system, thus giving the automated test equipment full flexibility to maximize parallel testing for both analog and digital modules.

Description

TECHNICAL FIELD OF THE INVENTION
The technical field of this invention is dual function input/output buffers.
BACKGROUND OF THE INVENTION
Today's Systems on a Chip (SoC) have very high level of analog integration with multiple voltage regulators, voltage monitors, analog to digital and digital to analog converters, power on reset controllers and other systems which significantly increase the scope and complexity of manufacturing test coverage as well as the cost of testing. In order to reduce the SoC test time without compromising the test coverage and quality, a large number of analog test pins are required to enable the parallel testing of a number of analog modules. The analog test pins are normally dedicated pins that not only increase the package cost, but also reduce the number of available digital test pins due to limited number of channels provided by the Automated Test Equipment (ATE). This, in turn leads to increased test time for the digital logic as well.
SUMMARY OF THE INVENTION
A method and circuitry is shown that enables an input/output pin (I/O) to function either as an analog or as a digital input/output without compromising the overall performance of the I/O, thus giving the automated test equipment full flexibility to maximize parallel testing for both analog and digital modules.
BRIEF DESCRIPTION OF THE DRAWINGS
These and other aspects of this invention are illustrated in the drawings, in which:
FIG. 1 shows the prior art implementation with separate digital and analog input/output connections between the System on a Chip under test and the Automated Test Equipment;
FIG. 2 shows the System on a Chip under test and the Automated Test Equipment connected by dual use analog and digital test connections;
FIG. 3 shows an implementation of a dual analog/digital input/output buffer;
FIG. 4 shows an alternate implementation of a dual analog/digital input/output buffer; and
FIG. 5 shows a flowchart of the operating modes.
 DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS
A prior art implementation is shown on FIG. 1. System on a Chip 101 containing a plurality of functional modules such as digital module 102 and analog module 103 is connected to automated test equipment 104. Connection is made by separate digital input/output connections 105 and analog input/output connections 106.
FIG. 2 illustrates the method described herein. System on a chip 201 containing digital modules 202 and analog modules 203 is connected to automated test equipment 204 by dual function connections 205. Since these interconnections are operable to function either as digital or analog connections, the automated test equipment is able to optimize the testing function by dynamically allocating analog or digital connections as required for the test process.
FIG. 3 describes an implementation of the dual function analog or digital input/output buffer implemented on the System on a Chip 300. Digital module 301 communicates to the dual function input/output buffer 303 through output connection 305 and input connection 306, with control connection 304 operable to switch the dual function buffer 303 between digital input or output by placing the output buffer 311 in high impedance state during input to buffer 312. The dual function buffer 303 connected to SoC package pin 310.
Analog module 302 communicates with the dual function buffer 303 through bidirectional connection 307. Isolation analog switch 313, controlled by analog/digital function selection line 308 is operable to isolate the analog module 302 from the package I/O pin 310 when the switch is open, or to connect said analog module 302 via connection 309 to I/O pin 310 when the analog isolation switch 313 is closed, and output buffer 311 is in the high impedance state.
FIG. 4 shows an alternate implementation of the dual function analog or digital input/output buffer implemented on the System on a Chip 400 that reduces the number of connections between the digital module and the digital input/output buffer. Digital module 401 communicates to the dual function input/output buffer 403 through bidirectional input/output connection 405 and input/output direction control connection 404. Direction control connection 404 will place buffer 406 in a high impedance state and enables buffer 407 when the input function is selected, and places buffer 407 in a high impedance state with buffer 406 enabled during output.
FIG. 5 shows a flowchart of the operation of the dual function input/output buffer. The analog or digital operation mode is selected in 501. In digital mode, the analog isolation switch 313 is opened in 502, then input or output mode is selected in 503. In input mode, the output buffer 311 is placed in the high impedance state in 504. In output mode, output buffer 311 is enabled in 505. The outputs from 504 and 505 are connected to SoC package pin 508.
If analog mode is selected in 501, output buffer 311 is placed in the high impedance state in 506, then isolation switch 313 is closed in 507 thus connecting the analog modules to I/O pin 508.
The described implementation in addition to optimizing the SoC test sequence also optimizes the overall area of the dual function I/O buffer 303 by sharing the Electro Static Discharge (ESD) protection of digital input/output and analog feedthrough input/output functions and by utilizing unused areas inside the digital input/output functions for the analog switch integration.

Claims (17)

What is claimed is:
1. A System on a Chip (SoC), comprising:
an analog module;
a digital module;
a package pin; and
an analog/digital input/output buffer coupled between the analog module and the package pin, and between the digital module and the package pin, the analog/digital input/output buffer comprising:
an isolation analog switch coupled between the analog module and the package pin, the isolation analog switch configured to:
couple the analog module to the package pin, to test the analog module, while the analog/digital input/output buffer is in an analog mode; and
isolate the analog module from the package pin, while the analog/digital input/output buffer is in a digital mode; and
a digital buffer circuit coupled between the digital module and the package pin, the digital buffer circuit configured to couple the digital module to the package pin, to test the digital module, while the analog/digital input/output buffer is in the digital mode.
2. The SoC of claim 1, wherein the digital buffer circuit comprises:
a digital output buffer coupled between an output of the digital module and the package pin; and
a digital input buffer coupled between an input of the digital module and the package pin.
3. The SoC of claim 2, wherein the digital output buffer is configured to:
enable, in response to determining that a control signal indicates that a digital output mode is selected; and
enter a high impedance state, in response to determining that the control signal indicates that either a digital input mode is selected or that the analog/digital input/output buffer is in the analog mode.
4. The SoC of claim 1, wherein the digital buffer circuit comprises:
a digital output buffer coupled between a bidirectional input/output connection of the digital module and the package pin; and
a digital input buffer coupled in parallel with the digital output buffer.
5. The SoC of claim 1, wherein the package pin is configured to be coupled to automated test equipment.
6. The SoC of claim 1, wherein the isolation analog switch is further configured to:
close, in response to a first indication of a function selection line; and
open, in response to a second indication of the function selection line.
7. The SoC of claim 1, wherein the SoC utilizes areas inside an area of the digital buffer circuit for analog switch integration.
8. An analog/digital input/output buffer, comprising:
an isolation analog switch coupled between an analog module and a package pin, the isolation analog switch configured to:
couple the analog module to the package pin, to test the analog module, while the analog/digital input/output buffer is in an analog mode; and
isolate the analog module from the package pin, while the analog/digital input/output buffer is in a digital mode;
a digital output buffer coupled between a digital module and the package pin, the digital output buffer configured to couple the digital module to the package pin, to test the digital module, while the analog/digital input/output buffer is in a digital output mode; and
a digital input buffer coupled between the digital module and the package pin, the digital input buffer configured to couple the digital module to the package pin, to test the digital module, while the analog/digital input/output buffer is in a digital input mode.
9. The analog/digital input/output buffer of claim 8, wherein the digital output buffer is coupled between an output of the digital module and the package pin, and wherein the digital input buffer coupled between an input of the digital module and the package pin.
10. The analog/digital input/output buffer of claim 9, wherein the digital output buffer is configured to:
enable, in response to determining that a control signal indicates that the digital output mode is selected; and
enter a high impedance state, in response to determining that the control signal indicates that either the digital input mode is selected or that the analog/digital input/output buffer is in the analog mode.
11. The analog/digital input/output buffer of claim 8, wherein the digital output buffer is coupled between a bidirectional input/output connection of the digital module and the package pin, and wherein the digital input buffer coupled in parallel with the digital output buffer.
12. The analog/digital input/output buffer of claim 8, wherein the package pin is configured to be coupled to automated test equipment.
13. The analog/digital input/output buffer of claim 8, wherein the isolation analog switch is further configured to:
close, in response to a first indication of a function selection line; and
open, in response to a second indication of the function selection line.
14. A method of testing a System on a Chip (SoC), the method comprising:
closing an isolation analog switch of an analog/digital input/output buffer of the SoC, to couple an analog module to a package pin of the SoC, to test the analog module, in response to determining that the analog/digital input/output buffer is in an analog mode; and
in response to determining that the analog/digital input/output buffer is in a digital mode:
opening the isolation analog switch, to isolate the analog module from the package pin;
enabling an output buffer, to couple a digital circuit to output data to the package pin, to test the digital circuit, in response to determining that a digital output mode is selected; and
placing the output buffer in a high impedance state, to couple the digital circuit to receive data from the package pin using a digital input buffer, to test the digital circuit, in response to determining that a digital input mode is selected.
15. The method of claim 14, further comprising placing the output buffer in the high impedance state, in response to determining that the analog/digital input/output buffer is in the analog mode.
16. The method of claim 14, further comprising:
enabling the output buffer, in response to determining that a control signal indicates that the digital output mode is selected; and
entering the high impedance state, in response to determining that the control signal indicates that either the digital input mode is selected or that the analog/digital input/output buffer is in the analog mode.
17. The method of claim 14, further comprising coupling the packaging pin to automated test equipment.
US15/437,593 2017-02-21 2017-02-21 Dual function analog or digital input/output buffer Active US10256821B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US15/437,593 US10256821B2 (en) 2017-02-21 2017-02-21 Dual function analog or digital input/output buffer
US16/284,212 US10574235B2 (en) 2017-02-21 2019-02-25 Dual function analog or digital input/output buffer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US15/437,593 US10256821B2 (en) 2017-02-21 2017-02-21 Dual function analog or digital input/output buffer

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US16/284,212 Continuation US10574235B2 (en) 2017-02-21 2019-02-25 Dual function analog or digital input/output buffer

Publications (2)

Publication Number Publication Date
US20180241378A1 US20180241378A1 (en) 2018-08-23
US10256821B2 true US10256821B2 (en) 2019-04-09

Family

ID=63168081

Family Applications (2)

Application Number Title Priority Date Filing Date
US15/437,593 Active US10256821B2 (en) 2017-02-21 2017-02-21 Dual function analog or digital input/output buffer
US16/284,212 Active US10574235B2 (en) 2017-02-21 2019-02-25 Dual function analog or digital input/output buffer

Family Applications After (1)

Application Number Title Priority Date Filing Date
US16/284,212 Active US10574235B2 (en) 2017-02-21 2019-02-25 Dual function analog or digital input/output buffer

Country Status (1)

Country Link
US (2) US10256821B2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI685199B (en) 2018-10-26 2020-02-11 瑞昱半導體股份有限公司 Driving circuit
CN111125979B (en) * 2018-10-29 2023-04-14 瑞昱半导体股份有限公司 Driving circuit

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6509758B2 (en) * 2001-04-18 2003-01-21 Cygnal Integrated Products, Inc. IC with digital and analog circuits and mixed signal I/O pins
US6981090B1 (en) * 2000-10-26 2005-12-27 Cypress Semiconductor Corporation Multiple use of microcontroller pad
US7046035B2 (en) * 2001-04-18 2006-05-16 Silicon Laboratories Cp, Inc. Programmable driver for an I/O pin of an integrated circuit
US7436207B2 (en) * 2006-07-21 2008-10-14 Microchip Technology Incorporated Integrated circuit device having at least one of a plurality of bond pads with a selectable plurality of input-output functionalities
US8004887B2 (en) * 2008-11-07 2011-08-23 Micron Technology, Inc. Configurable digital and analog input/output interface in a memory device
US8441298B1 (en) * 2008-07-01 2013-05-14 Cypress Semiconductor Corporation Analog bus sharing using transmission gates
US9438241B1 (en) * 2015-08-31 2016-09-06 Avago Technologies General Ip (Singapore) Pte. Ltd. Multipurpose pads used as digital serial and analog interface
US20170093388A1 (en) * 2015-09-30 2017-03-30 Silicon Laboratories Inc. Over voltage tolerant circuit
US9612987B2 (en) * 2009-05-09 2017-04-04 Cypress Semiconductor Corporation Dynamically reconfigurable analog routing circuits and methods for system on a chip

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9948301B2 (en) * 2014-07-24 2018-04-17 Samsung Electronics Co., Ltd Hybrid chip comprising hybrid connector

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6981090B1 (en) * 2000-10-26 2005-12-27 Cypress Semiconductor Corporation Multiple use of microcontroller pad
US6509758B2 (en) * 2001-04-18 2003-01-21 Cygnal Integrated Products, Inc. IC with digital and analog circuits and mixed signal I/O pins
US7046035B2 (en) * 2001-04-18 2006-05-16 Silicon Laboratories Cp, Inc. Programmable driver for an I/O pin of an integrated circuit
US7436207B2 (en) * 2006-07-21 2008-10-14 Microchip Technology Incorporated Integrated circuit device having at least one of a plurality of bond pads with a selectable plurality of input-output functionalities
US8441298B1 (en) * 2008-07-01 2013-05-14 Cypress Semiconductor Corporation Analog bus sharing using transmission gates
US8004887B2 (en) * 2008-11-07 2011-08-23 Micron Technology, Inc. Configurable digital and analog input/output interface in a memory device
US9612987B2 (en) * 2009-05-09 2017-04-04 Cypress Semiconductor Corporation Dynamically reconfigurable analog routing circuits and methods for system on a chip
US9438241B1 (en) * 2015-08-31 2016-09-06 Avago Technologies General Ip (Singapore) Pte. Ltd. Multipurpose pads used as digital serial and analog interface
US20170093388A1 (en) * 2015-09-30 2017-03-30 Silicon Laboratories Inc. Over voltage tolerant circuit

Also Published As

Publication number Publication date
US10574235B2 (en) 2020-02-25
US20180241378A1 (en) 2018-08-23
US20190190521A1 (en) 2019-06-20

Similar Documents

Publication Publication Date Title
US5864565A (en) Semiconductor integrated circuit having compression circuitry for compressing test data, and the test system and method for utilizing the semiconductor integrated circuit
US7772831B2 (en) Systems and methods for testing packaged dies
US12025649B2 (en) Integrated circuit die test architecture
US20060200714A1 (en) Test equipment for semiconductor
US7904770B2 (en) Testing circuit split between tiers of through silicon stacking chips
US10664371B2 (en) Differential physical layer device with testing capability
US10574235B2 (en) Dual function analog or digital input/output buffer
US20080288839A1 (en) Jtag Test Architecture For Multi-Chip Pack
US20140187937A1 (en) Ultrasound probe switchover device and a corresponding ultrasound imaging system
KR102133485B1 (en) Semiconductor Test System
US9304166B2 (en) Method and system for wafer level testing of semiconductor chips
US8441298B1 (en) Analog bus sharing using transmission gates
US20130176764A1 (en) Semiconductor apparatus
EP3047289B1 (en) Flexible interface
US6714002B2 (en) Integrated semiconductor circuit and multi-chip module with a plurality of integrated semiconductor circuits
US7176560B2 (en) Semiconductor device having a chip—chip structure
US6621294B2 (en) Pad system for an integrated circuit or device
US7308628B2 (en) Input switching arrangement for a semiconductor circuit and test method for unidirectional input drivers in semiconductor circuits
US20030141588A1 (en) Semiconductor device
WO2003102963A1 (en) An integrated circuit having a memory device, and a method of testing such an integrated circuit
US6759890B2 (en) Integrated semiconductor module with a bridgeable input low-pass filter
JPH02112777A (en) Semiconductor integrated circuit
KR20060088358A (en) Boundary scan test device of semiconductor chip
JPH10325851A (en) Ic mounting tester jig for control
JPH02216478A (en) Semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: TEXAS INSTRUMENTS INCORPORATED, TEXAS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KOWKUTLA, VENKATESWAR REDDY;BILHAN, ERKAN;POTHIREDDY, VENKATESWARA REDDY;REEL/FRAME:041498/0017

Effective date: 20170221

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4