[go: up one dir, main page]

TWI858939B - Management platform system and bootloader repariring method thereof - Google Patents

Management platform system and bootloader repariring method thereof Download PDF

Info

Publication number
TWI858939B
TWI858939B TW112137189A TW112137189A TWI858939B TW I858939 B TWI858939 B TW I858939B TW 112137189 A TW112137189 A TW 112137189A TW 112137189 A TW112137189 A TW 112137189A TW I858939 B TWI858939 B TW I858939B
Authority
TW
Taiwan
Prior art keywords
circuit
control circuit
boot program
storage circuit
management platform
Prior art date
Application number
TW112137189A
Other languages
Chinese (zh)
Inventor
吳威宏
葉譯元
Original Assignee
神雲科技股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 神雲科技股份有限公司 filed Critical 神雲科技股份有限公司
Priority to TW112137189A priority Critical patent/TWI858939B/en
Application granted granted Critical
Publication of TWI858939B publication Critical patent/TWI858939B/en

Links

Images

Landscapes

  • Stored Programmes (AREA)

Abstract

A management platform system and a bootloader repairing method thereof. The management platform system includes a control circuit, a programmable logic circuit, a first storage circuit, a selection circuit, and a second storage circuit. The control circuit has an output pin, a reset pin, and a transmission interface. The programmable logic circuit is electrically connected to the control circuit. The first storage circuit is configured to store an active bootloader. The selection circuit is electrically connected to the transmission interface of the control circuit, the programmable logic circuit, and the first storage circuit, and the selection circuit is configured to select a transmission target of the first storage circuit, wherein the transmission target is selected from the control circuit and the programmable logic circuit. The second storage circuit is electrically connected to the programmable logic circuit and is configured to store a backup bootloader. The control circuit is configured to execute at least one of the active bootloader, the active image, and the backup bootloader.

Description

管理平台系統及其引導程式修復方法Management platform system and boot program repair method thereof

本發明係有關於基板管理控制器,特別是有關於一種管理平台系統及其引導程式修復方法。The present invention relates to a baseboard management controller, and more particularly to a management platform system and a boot program repair method thereof.

近年來,伺服器的安全及穩定愈來愈受到重視,透過輔助控制器來協助系統中的基板管理控制器(Baseboard Management Controller,BMC)維持穩定運作也愈來愈流行。當伺服器被供電後,BMC開始初始化前,BMC需要先載入執行韌體映像檔以進行初始化,進而於完成初始化後載入執行韌體映像檔中的韌體主程式,隨後方能藉由執行韌體主程式以進行BMC之各種功能。然而,當被載入的韌體映像檔出現錯誤或毀損時,則需人員到現場更新BMC的韌體映像檔。In recent years, the safety and stability of servers have received more and more attention, and it has become more and more popular to use auxiliary controllers to assist the baseboard management controller (BMC) in the system to maintain stable operation. When the server is powered on, before the BMC starts to initialize, the BMC needs to load the execution firmware image file for initialization, and then load the firmware main program in the execution firmware image file after the initialization is completed. After that, the various functions of the BMC can be performed by executing the firmware main program. However, when the loaded firmware image file is wrong or damaged, personnel are required to go to the site to update the BMC firmware image file.

有鑑於此,本案提出一種管理平台系統。管理平台系統包含一控制電路、一可編程邏輯電路、一第一儲存電路、一選擇電路及一第二儲存電路。控制電路具有一輸出腳位、一重置腳位及一傳輸介面。可編程邏輯電路電性連接於控制電路,並且可編程邏輯電路包含一控制模組、一偵測模組以及一存取模組。偵測模組用以偵測輸出腳位之邏輯位準。第一儲存電路用以儲存一主動引導程式及一主動映像檔。選擇電路電性連接於控制電路之傳輸介面、可編程邏輯電路及第一儲存電路並用以選擇第一儲存電路之一傳輸目標,其中傳輸目標係選自控制電路或可編程邏輯電路。第二儲存電路電性連接於可編程邏輯電路並用以儲存一備份引導程式。其中,控制電路更用以執行主動引導程式、主動映像檔及備份引導程式中的至少一者;控制模組用以控制偵測模組產生一重置訊號至重置腳位以致能或禁能控制電路,控制偵測模組產生一選擇訊號至選擇模組以選擇第一儲存電路之傳輸目標,以及將儲存於第二儲存電路中的備份引導程式經由存取模組寫入至第一儲存電路中。In view of this, the present case proposes a management platform system. The management platform system includes a control circuit, a programmable logic circuit, a first storage circuit, a selection circuit and a second storage circuit. The control circuit has an output pin, a reset pin and a transmission interface. The programmable logic circuit is electrically connected to the control circuit, and the programmable logic circuit includes a control module, a detection module and an access module. The detection module is used to detect the logic level of the output pin. The first storage circuit is used to store an active boot program and an active image file. The selection circuit is electrically connected to the transmission interface of the control circuit, the programmable logic circuit and the first storage circuit and is used to select a transmission target of the first storage circuit, wherein the transmission target is selected from the control circuit or the programmable logic circuit. The second storage circuit is electrically connected to the programmable logic circuit and is used to store a backup boot program. The control circuit is further used to execute at least one of the active boot program, the active image file and the backup boot program; the control module is used to control the detection module to generate a reset signal to the reset pin to enable or disable the control circuit, control the detection module to generate a selection signal to the selection module to select the transmission target of the first storage circuit, and write the backup boot program stored in the second storage circuit into the first storage circuit via the access module.

在一些實施例中,管理平台系統更包含一獨立線路,獨立線路設置於控制電路與可編程邏輯電路之間,其中可編程邏輯電路更用以經由獨立線路將一錯誤記錄檔傳輸至控制電路。In some embodiments, the management platform system further includes an independent circuit, which is disposed between the control circuit and the programmable logic circuit, wherein the programmable logic circuit is further used to transmit an error log file to the control circuit via the independent circuit.

在一些實施例中,管理平台系統更包含一電源電路,電源電路電性連接於控制電路,電源電路用以產生供應電源。In some embodiments, the management platform system further includes a power circuit, which is electrically connected to the control circuit and is used to generate supply power.

在一些實施例中,管理平台系統更包含一通訊電路,電性連接於控制電路,其中通訊模組用以經由一傳輸媒介電性連接於一外部裝置以接收對應於控制電路之一備份映像檔。In some embodiments, the management platform system further includes a communication circuit electrically connected to the control circuit, wherein the communication module is used to electrically connect to an external device via a transmission medium to receive a backup image file corresponding to the control circuit.

在一些實施例中,第二儲存電路之容量小於第一儲存電路之容量。In some embodiments, the capacity of the second storage circuit is smaller than the capacity of the first storage circuit.

本案另提出一種引導程式修復方法,適於管理平台系統。引導程式修復方法包含:經由控制電路接收一供應電源;執行儲存於第一儲存電路中之一主動引導程式;偵測控制電路之一輸出腳位之邏輯位準;以及當輸出腳位之邏輯位準為一高邏輯位準時,執行以下步驟:根據可編程邏輯電路之一偵測模組所產生相對應之一重置訊號之邏輯位準禁能控制電路;根據偵測模組所產生相對應之一選擇訊號之邏輯位準選擇第一儲存電路之一傳輸目標為可編程邏輯電路;將儲存於第二儲存電路中的一備份引導程式寫入至第一儲存電路中;根據相對應之選擇訊號之邏輯位準選擇第一儲存電路之傳輸目標為控制電路;以及根據重置訊號之變化緣致能控制電路。The present invention also proposes a boot program repair method suitable for a management platform system. The boot program repair method includes: receiving a power supply through a control circuit; executing an active boot program stored in a first storage circuit; detecting a logic level of an output pin of the control circuit; and when the logic level of the output pin is a high logic level, executing the following steps: disabling the control circuit according to the logic level of a reset signal corresponding to a detection module of a programmable logic circuit. ; selecting a transmission target of the first storage circuit as a programmable logic circuit according to a logic level of a corresponding selection signal generated by the detection module; writing a backup boot program stored in the second storage circuit into the first storage circuit; selecting a transmission target of the first storage circuit as a control circuit according to the logic level of the corresponding selection signal; and enabling the control circuit according to the change of the reset signal.

在一些實施例中,引導程式修復方法於經由重置腳位致能控制電路之步驟後更包含:執行儲存於第一儲存電路中之備份引導程式;偵測控制電路之輸出腳位之邏輯位準;以及當輸出腳位之邏輯位準為一低電壓邏輯位準時,執行以下步驟:經由一傳輸媒介電性連接於一外部裝置;以及接收對應於控制電路之一備份映像檔。In some embodiments, the boot program repair method further includes, after the step of enabling the control circuit by resetting the pin: executing a backup boot program stored in a first storage circuit; detecting a logic level of an output pin of the control circuit; and when the logic level of the output pin is a low voltage logic level, performing the following steps: electrically connecting to an external device via a transmission medium; and receiving a backup image file corresponding to the control circuit.

在一些實施例中,引導程式修復方法更包含:經由獨立線路將一錯誤記錄檔自可編程邏輯電路傳輸至控制電路。In some embodiments, the boot program repair method further includes: transmitting an error log file from the programmable logic circuit to the control circuit via an independent line.

綜上所述,根據一些實施例,當儲存於第一儲存電路中的主動引導程式出現錯誤或毀損時,管理平台系統係透過儲存於第二儲存電路中的備用引導程式寫入至第一儲存電路中以修復主動引導程式。如此一來,控制電路即可下載並安裝相對應之映像檔,進而使控制電路得以正常執行其對應之韌體主程式以執行控制電路之各種功能。In summary, according to some embodiments, when an active boot program stored in the first storage circuit is erroneous or damaged, the management platform system writes the backup boot program stored in the second storage circuit into the first storage circuit to repair the active boot program. In this way, the control circuit can download and install the corresponding image file, so that the control circuit can normally execute its corresponding firmware main program to execute various functions of the control circuit.

請參照圖1,圖1是管理平台系統10之一些實施例的電路方塊圖。管理平台系統10包含一控制電路100、一可編程邏輯電路110、一第一儲存電路120、一選擇電路130以及一第二儲存電路140,其中控制電路100具有一輸出腳位101、一重置腳位102及一傳輸介面103,並且可編程邏輯電路110包含一控制模組111、一偵測模組112以及一存取模組113。在一些實施例中,可編程邏輯電路110電性連接於控制電路100及第二儲存電路140。Please refer to FIG. 1 , which is a circuit block diagram of some embodiments of the management platform system 10. The management platform system 10 includes a control circuit 100, a programmable logic circuit 110, a first storage circuit 120, a selection circuit 130, and a second storage circuit 140, wherein the control circuit 100 has an output pin 101, a reset pin 102, and a transmission interface 103, and the programmable logic circuit 110 includes a control module 111, a detection module 112, and an access module 113. In some embodiments, the programmable logic circuit 110 is electrically connected to the control circuit 100 and the second storage circuit 140.

請參照圖2,圖2是圖1中選擇電路130之一些實施例的模組示意圖。選擇電路130電性連接於控制電路100之傳輸介面103、可編程邏輯電路110及第一儲存電路120,並且選擇電路130用以接收並根據一選擇訊號Sse選擇第一儲存電路120之一傳輸目標,其中此傳輸目標係選自控制電路100或可編程邏輯電路110。當第一儲存電路120之傳輸目標為控制電路100時,第一儲存電路120係電性連接於控制電路100;同理,當第一儲存電路120之傳輸目標為可編程邏輯電路110時,第一儲存電路120係電性連接於可編程邏輯電路110。在一些實施例中,第一儲存電路120初始之傳輸目標可以預設為控制電路100,也可以預設為可編程邏輯電路110。以下將以控制電路100作為第一儲存電路120初始之預設傳輸目標為例來進行說明。Please refer to Fig. 2, which is a schematic diagram of a module of some embodiments of the selection circuit 130 in Fig. 1. The selection circuit 130 is electrically connected to the transmission interface 103 of the control circuit 100, the programmable logic circuit 110 and the first storage circuit 120, and the selection circuit 130 is used to receive and select a transmission target of the first storage circuit 120 according to a selection signal Sse, wherein the transmission target is selected from the control circuit 100 or the programmable logic circuit 110. When the transmission target of the first storage circuit 120 is the control circuit 100, the first storage circuit 120 is electrically connected to the control circuit 100; similarly, when the transmission target of the first storage circuit 120 is the programmable logic circuit 110, the first storage circuit 120 is electrically connected to the programmable logic circuit 110. In some embodiments, the initial transmission target of the first storage circuit 120 can be preset to the control circuit 100 or the programmable logic circuit 110. The following description will be made by taking the control circuit 100 as the initial preset transmission target of the first storage circuit 120 as an example.

請參照圖1至圖3,圖3是圖1中管理平台系統10之一些實施例的運作流程圖。當管理平台系統10被供電,控制電路100接收一電源供應器20所提供之一供應電源VSP而準備進行初始化(步驟S100)。在管理平台系統10剛被供電但控制電路100進行初始化前,其輸出腳位101因為尚未初始化而無法輸出一預設健康訊號,因而傳送與此預設健康訊號不符之訊號。其中,與此預設健康訊號不符之訊號可以是代表「1」之一高邏輯位準,也可以是代表「0」之一低邏輯位準,不以此為限。Please refer to Figures 1 to 3, Figure 3 is an operation flow chart of some embodiments of the management platform system 10 in Figure 1. When the management platform system 10 is powered on, the control circuit 100 receives a supply power VSP provided by a power supply 20 and prepares to be initialized (step S100). When the management platform system 10 is just powered on but before the control circuit 100 is initialized, its output pin 101 cannot output a default health signal because it has not been initialized, and thus transmits a signal that does not match the default health signal. Among them, the signal that does not match the default health signal can be a high logic level representing "1" or a low logic level representing "0", but is not limited to this.

在一些實施例中,控制電路100係電性連接於來自電源供應器20以直接接收待機電源VST作為運作所需之供應電源VSP或是接收一電源電路150轉換待機電源VST所產生不同於待機電源VST的電壓位準之供應電源VSP。換言之,不論管理平台系統10是否處於開機運行的狀態或是關機的狀態,只要電源供應器20對管理平台系統10提供待機電源VST,控制電路100即可接收到供應電源VSP。In some embodiments, the control circuit 100 is electrically connected to the power supply 20 to directly receive the standby power VST as the supply power VSP required for operation or to receive the supply power VSP having a voltage level different from the standby power VST generated by converting the standby power VST by a power circuit 150. In other words, regardless of whether the management platform system 10 is in a boot-up state or a shutdown state, as long as the power supply 20 provides the standby power VST to the management platform system 10, the control circuit 100 can receive the supply power VSP.

於步驟S100之後,管理平台系統10之控制電路100於進行初始化的過程,首先載入執行儲存於第一儲存電路120中之一主動引導程式(步驟S110)藉以進行初始化,進而控制其輸出腳位101傳送符合此預設健康訊號之邏輯位準,並且管理平台系統10係透過可編程邏輯電路110之偵測模組112偵測控制電路100之輸出腳位101之邏輯位準(步驟S120),其中輸出腳位101之邏輯位準係選自代表「1」之高邏輯位準及代表「0」之一低邏輯位準,但不以此為限。輸出腳位101所傳輸之訊號也可以是一組差動訊號(例如由一對差動訊號線路所傳送分別為代表「1」之高邏輯位準及代表「0」之低邏輯位準的訊號)或是一組串行訊號(例如為01、010、0110…)等。其中,管理平台系統10係於被供電後且經一預設偵測時間後,才透過可編程邏輯電路110之偵測模組112偵測控制電路100之輸出腳位101之訊號以避免誤判。After step S100, the control circuit 100 of the management platform system 10 first loads and executes an active boot program stored in the first storage circuit 120 (step S110) for initialization, and then controls its output pin 101 to transmit a logic level that meets the default health signal. The management platform system 10 detects the logic level of the output pin 101 of the control circuit 100 through the detection module 112 of the programmable logic circuit 110 (step S120), wherein the logic level of the output pin 101 is selected from a high logic level representing "1" and a low logic level representing "0", but is not limited to this. The signal transmitted by the output pin 101 may also be a differential signal (e.g., a pair of differential signal lines transmitting a high logic level representing "1" and a low logic level representing "0") or a serial signal (e.g., 01, 010, 0110, etc.). The management platform system 10 detects the signal of the output pin 101 of the control circuit 100 through the detection module 112 of the programmable logic circuit 110 after being powered and after a preset detection time to avoid misjudgment.

在一些實施例中,當輸出腳位101之訊號符合此預設健康訊號時,(以下以代表「0」之低邏輯位準作為符合此預設健康訊號之訊號,不以此為限),代表控制電路100運作正常且可以藉由執行主動引導程式(例如前述之Uboot)以引導控制電路100載入並執行其對應之韌體主程式,此時控制電路100係可載入並執行儲存於第一儲存電路120中之一主動映像檔所對應的韌體主程式,進而使控制電路100執行各種功能(步驟S130)。當輸出腳位101之邏輯位準為代表「1」之高邏輯位準時,代表控制電路100可能出現錯誤或毀損而無法正常執行主動引導程式而無法正常運作。在另一些實施例中,也可以是當輸出腳位101之邏輯位準為代表「1」之高邏輯位準時,代表控制電路100運作正常;當輸出腳位101之邏輯位準為代表「0」之低邏輯位準時,代表控制電路100可能出現錯誤或毀損,但不以此為限。In some embodiments, when the signal of the output pin 101 meets the preset health signal (hereinafter, a low logic level representing "0" is used as the signal meeting the preset health signal, but this is not limited to it), it means that the control circuit 100 operates normally and can be guided by executing an active boot program (such as the aforementioned Uboot) to load and execute the corresponding firmware main program of the control circuit 100. At this time, the control circuit 100 can load and execute the firmware main program corresponding to an active image file stored in the first storage circuit 120, thereby enabling the control circuit 100 to perform various functions (step S130). When the logic level of the output pin 101 is a high logic level representing "1", it means that the control circuit 100 may be erroneous or damaged and cannot normally execute the active boot program and cannot operate normally. In other embodiments, when the logic level of the output pin 101 is a high logic level representing "1", it means that the control circuit 100 operates normally; when the logic level of the output pin 101 is a low logic level representing "0", it means that the control circuit 100 may be erroneous or damaged, but it is not limited to this.

換言之,在一些實施例中,在控制電路100進行初始化之前,控制電路100之輸出腳位101會受到待機電源VST的影響而上拉至高邏輯位準。其中,當控制電路100進行初始化過程時,控制電路100係藉由執行主動引導程式而將輸出腳位101之邏輯位準自高邏輯位準下拉至低邏輯位準;反之,當控制電路100因自身的異常或是因其所執行主動引導程式的錯誤而並未正常地執行主動引導程式時,輸出腳位101之邏輯位準係未能受到控制電路100正常的控制而維持高邏輯位準。In other words, in some embodiments, before the control circuit 100 is initialized, the output pin 101 of the control circuit 100 is pulled up to a high logic level by the standby power VST. When the control circuit 100 is initialized, the control circuit 100 pulls down the logic level of the output pin 101 from a high logic level to a low logic level by executing the active boot program; on the contrary, when the control circuit 100 does not normally execute the active boot program due to its own abnormality or an error in the active boot program it executes, the logic level of the output pin 101 cannot be normally controlled by the control circuit 100 and maintains a high logic level.

請參照圖1至圖4,圖4是圖3中接續步驟S120之一些實施例的運作流程圖。於步驟S120之後,當控制電路100無法正常執行主動引導程式時(即輸出腳位101之邏輯位準為高邏輯位準時),管理平台系統10係根據一重置訊號Sre之邏輯位準以禁能控制電路100(步驟S141),其中重置訊號Sre係由可編程邏輯電路110根據偵測模組112的偵測結果所產生並傳輸至控制電路100之重置腳位102。在一些實施例中,重置訊號Sre之邏輯位準係選自代表「1」之高邏輯位準及代表「0」之低邏輯位準,其中使用者可以自行定義用以禁能控制電路100之邏輯位準為何。舉例來說,在一些實施例中,當偵測模組112產生高邏輯位準之重置訊號Sre至控制電路100之重置腳位102時,控制電路100係被禁能而停止任何行為或操作;在另一些實施例中,當偵測模組112產生低邏輯位準之重置訊號Sre至控制電路100之重置腳位102時,控制電路100係被禁能而停止任何行為或操作。Please refer to Figures 1 to 4, Figure 4 is an operation flow chart of some embodiments of the subsequent step S120 in Figure 3. After step S120, when the control circuit 100 cannot normally execute the active boot program (i.e., the logic level of the output pin 101 is a high logic level), the management platform system 10 disables the control circuit 100 according to the logic level of a reset signal Sre (step S141), wherein the reset signal Sre is generated by the programmable logic circuit 110 according to the detection result of the detection module 112 and transmitted to the reset pin 102 of the control circuit 100. In some embodiments, the logic level of the reset signal Sre is selected from a high logic level representing "1" and a low logic level representing "0", wherein the user can define the logic level used to disable the control circuit 100. For example, in some embodiments, when the detection module 112 generates a reset signal Sre of a high logic level to the reset pin 102 of the control circuit 100, the control circuit 100 is disabled and stops any behavior or operation; in other embodiments, when the detection module 112 generates a reset signal Sre of a low logic level to the reset pin 102 of the control circuit 100, the control circuit 100 is disabled and stops any behavior or operation.

於步驟S141之後,管理平台系統10之選擇電路130係根據相對應之一選擇訊號Sse之邏輯位準(例如但不限於代表「1」之高邏輯位準)選擇第一儲存電路120之傳輸目標為可編程邏輯電路110(步驟S142),使得第一儲存電路120之傳輸目標係自控制電路100切換為可編程邏輯電路110,其中選擇訊號Sse係由可編程邏輯電路110根據偵測模組112的偵測結果所產生。換言之,此時第一儲存電路120係電性連接於可編程邏輯電路110。After step S141, the selection circuit 130 of the management platform system 10 selects the transmission target of the first storage circuit 120 as the programmable logic circuit 110 according to the logic level of a corresponding selection signal Sse (for example but not limited to a high logic level representing "1") (step S142), so that the transmission target of the first storage circuit 120 is switched from the control circuit 100 to the programmable logic circuit 110, wherein the selection signal Sse is generated by the programmable logic circuit 110 according to the detection result of the detection module 112. In other words, at this time, the first storage circuit 120 is electrically connected to the programmable logic circuit 110.

於步驟S142之後,管理平台系統10係將儲存於第二儲存電路140中之一備份引導程式寫入至第一儲存電路120(步驟S143),其中備份引導程式係為可被正常執行的主動引導程式之備份檔案。換言之,被損壞前的主動引導程式與備份引導程式為相同的檔案。在另一實施例中,備份引導程式也可以是相異於被損壞前的主動引導程式,例如為新版的主動引導程式,或是專門用於修復控制電路100的主動引導程式,並且此二者皆用以啟動控制電路100並引導控制電路100載入並執行主動映像檔對應之韌體主程式,以使控制電路100能藉由執行韌體主程式以執行對應功能。也就是說,控制電路100需要執行主動引導程式以及對應的韌體主程式才能正常地運作而執行相對應之功能,並且控制電路100不能僅執行主動引導程式而不執行韌體主程式來完成自身的初始化。相反的,控制電路100也不能不執行主動引導程式而僅執行韌體主程式來完成自身的初始化。在一些實施例中,管理平台系統10係透過控制模組111將備份引導程式自第二儲存電路140寫入至可編程邏輯電路110之存取模組113後,再將備份引導程式自存取模組113寫入至第一儲存電路120中。在一些實施例中,備份引導程式可以是預先儲存於第二儲存電路140中。在另一些實施例中,當管理平台系統10第一次上電,並且控制電路100成功執行主動引導程式及主動映像檔以完成初始化而正常運作時,可編程邏輯電路110係藉由控制選擇電路130的切換以將可被正常執行的主動引導程式複製至第二儲存電路140中以作為備份引導程式。After step S142, the management platform system 10 writes a backup boot program stored in the second storage circuit 140 to the first storage circuit 120 (step S143), wherein the backup boot program is a backup file of the active boot program that can be executed normally. In other words, the active boot program before being damaged and the backup boot program are the same file. In another embodiment, the backup boot program may be different from the active boot program before being damaged, for example, a new version of the active boot program, or an active boot program specifically used to repair the control circuit 100, and both are used to start the control circuit 100 and guide the control circuit 100 to load and execute the firmware main program corresponding to the active image file, so that the control circuit 100 can execute the corresponding function by executing the firmware main program. In other words, the control circuit 100 needs to execute the active boot program and the corresponding firmware main program to operate normally and execute the corresponding function, and the control circuit 100 cannot complete its own initialization by only executing the active boot program without executing the firmware main program. On the contrary, the control circuit 100 cannot complete its own initialization by executing only the firmware main program without executing the active boot program. In some embodiments, the management platform system 10 writes the backup boot program from the second storage circuit 140 to the access module 113 of the programmable logic circuit 110 through the control module 111, and then writes the backup boot program from the access module 113 to the first storage circuit 120. In some embodiments, the backup boot program can be pre-stored in the second storage circuit 140. In other embodiments, when the management platform system 10 is powered on for the first time and the control circuit 100 successfully executes the active boot program and the active image file to complete initialization and operate normally, the programmable logic circuit 110 controls the switching of the selection circuit 130 to copy the active boot program that can be executed normally to the second storage circuit 140 as a backup boot program.

在一些實施例中,當備份引導程式被寫入至第一儲存電路120時,備份引導程式係被寫入至第一儲存電路120中剩餘的儲存空間中。換言之,此時出現錯誤或毀損的主動引導程式及/或包括韌體主程式的主動映像檔仍儲存於第一儲存電路120中。在另一些實施例中,當備份引導程式被寫入至第一儲存電路120時,備份引導程式係覆寫(Overwrite)主動引導程式。其中,管理平台系統10係先透過存取模組113擦除(Erase)第一儲存電路120後,再將備份引導程式寫入至第一儲存電路120中,使得第一儲存電路120中僅儲存有備份引導程式而不具有韌體主程式。In some embodiments, when the backup boot program is written to the first storage circuit 120, the backup boot program is written to the remaining storage space in the first storage circuit 120. In other words, at this time, the active boot program and/or the active image file including the firmware main program that has an error or is damaged is still stored in the first storage circuit 120. In other embodiments, when the backup boot program is written to the first storage circuit 120, the backup boot program overwrites the active boot program. The management platform system 10 first erases the first storage circuit 120 through the access module 113, and then writes the backup boot program into the first storage circuit 120, so that the first storage circuit 120 only stores the backup boot program but not the firmware main program.

於步驟S143之後,管理平台系統10之選擇電路130係根據相對應之另一選擇訊號Sse之邏輯位準(例如但不限於代表「0」之低邏輯位準)選擇第一儲存電路120之傳輸目標為控制電路100(步驟S144),使得第一儲存電路120之傳輸目標係自可編程邏輯電路110切換為控制電路100。換言之,此時第一儲存電路120係電性連接於控制電路100。After step S143, the selection circuit 130 of the management platform system 10 selects the transmission target of the first storage circuit 120 as the control circuit 100 according to the logic level of another corresponding selection signal Sse (for example but not limited to a low logic level representing "0") (step S144), so that the transmission target of the first storage circuit 120 is switched from the programmable logic circuit 110 to the control circuit 100. In other words, at this time, the first storage circuit 120 is electrically connected to the control circuit 100.

於步驟S144之後,管理平台系統10係根據重置訊號Sre之變化緣致能控制電路100(步驟S145)。舉例來說,在一些實施例中,當管理平台系統10根據高邏輯位準之重置訊號Sre禁能控制電路100時,管理平台系統10係根據重置訊號Sre之下降緣(Falling-edge)致能控制電路100;在另一些實施例中,當管理平台系統10根據低邏輯位準之重置訊號Sre禁能控制電路100時,管理平台系統10係根據重置訊號Sre之上升緣(Rising-edge)致能控制電路100。After step S144, the management platform system 10 enables the control circuit 100 according to the changing edge of the reset signal Sre (step S145). For example, in some embodiments, when the management platform system 10 disables the control circuit 100 according to the reset signal Sre of a high logic level, the management platform system 10 enables the control circuit 100 according to the falling edge of the reset signal Sre; in other embodiments, when the management platform system 10 disables the control circuit 100 according to the reset signal Sre of a low logic level, the management platform system 10 enables the control circuit 100 according to the rising edge of the reset signal Sre.

請參照圖1至圖5,圖5是圖4中接續步驟S145之一些實施例的運作流程圖。在一些實施例中,管理平台系統10更包含一通訊電路160,並且通訊電路160電性連接於控制電路100,並且備份引導程式包括一預設管理裝置之位址及一載入方式。於步驟S145之後,當控制電路100被致能後,控制電路100係執行儲存於第一儲存電路120中之備份引導程式以使控制電路100進行初始化(步驟S146),並且管理平台系統10係透過偵測模組112再次偵測控制電路100之輸出腳位101之邏輯位準(步驟S147)。Please refer to Figures 1 to 5, Figure 5 is an operation flow chart of some embodiments of the subsequent step S145 in Figure 4. In some embodiments, the management platform system 10 further includes a communication circuit 160, and the communication circuit 160 is electrically connected to the control circuit 100, and the backup boot program includes an address of a default management device and a loading method. After step S145, when the control circuit 100 is enabled, the control circuit 100 executes the backup boot program stored in the first storage circuit 120 to initialize the control circuit 100 (step S146), and the management platform system 10 detects the logic level of the output pin 101 of the control circuit 100 again through the detection module 112 (step S147).

於步驟S147之一些實施例中,當輸出腳位101之邏輯位準依舊為代表「1」之高邏輯位準時,代表備份引導程式寫入至第一儲存電路120之步驟(即步驟S143)出現,或者第一儲存電路120之硬體出現毀損。此時,管理平台系統10係結束運作以避免產生更多問題。於步驟S147之另一些實施例中,當輸出腳位101之邏輯位準為代表「0」之低邏輯位準時,代表備份引導程式寫入至第一儲存電路120之步驟(即步驟S143)並沒有出現問題,並且控制電路100成功執行備份引導程式以使得控制電路100可以正常地載入執行韌體主程式。管理平台系統10係根據備份引導程式的載入方式載入韌體主程式。其中,載入方式為讀取管理平台系統10內部之儲存記憶體(圖未示)、讀取管理平台系統10外接之儲存裝置(圖未示)、或是藉由與一外部裝置請求並載入韌體主程式(以下將以藉由與外部裝置請求為例來說明載入方式)。此時,管理平台系統10係透過通訊電路160經由一傳輸媒介電性連接於一外部裝置(該外部裝置對應該預設管理裝置之位址)(圖未示,步驟S148),並透過通訊電路160自此外部裝置接收對應於控制電路100之一備份映像檔Img(步驟S149)。其中,備份映像檔Img包括備份韌體主程式(也就是可被正常執行之韌體主程式),並且備份韌體主程式可以是與原先儲存於第一儲存電路120中的韌體主程式相同的或不同的(例如為更新版的韌體主程式或出廠版的韌體主程式)。In some embodiments of step S147, when the logic level of the output pin 101 is still a high logic level representing "1", it means that the step of writing the backup boot program to the first storage circuit 120 (i.e., step S143) occurs, or the hardware of the first storage circuit 120 is damaged. At this time, the management platform system 10 terminates the operation to avoid further problems. In some other embodiments of step S147, when the logic level of the output pin 101 is a low logic level representing "0", it means that there is no problem in writing the backup boot program to the first storage circuit 120 (i.e., step S143), and the control circuit 100 successfully executes the backup boot program so that the control circuit 100 can load and execute the firmware main program normally. The management platform system 10 loads the firmware main program according to the loading method of the backup boot program. The loading method is to read the storage memory inside the management platform system 10 (not shown), read the storage device external to the management platform system 10 (not shown), or request an external device and load the firmware main program (the loading method will be explained below by taking the request with the external device as an example). At this time, the management platform system 10 is electrically connected to an external device (the external device corresponds to the address of the default management device) through a communication circuit 160 via a transmission medium (not shown, step S148), and receives a backup image file Img corresponding to the control circuit 100 from the external device through the communication circuit 160 (step S149). The backup image file Img includes a backup firmware main program (i.e., a firmware main program that can be executed normally), and the backup firmware main program can be the same as or different from the firmware main program originally stored in the first storage circuit 120 (e.g., an updated version of the firmware main program or a factory version of the firmware main program).

在一些實施例中,當控制電路100透過通訊電路160接收備份映像檔Img後(對應於步驟S149),控制電路100係將備份映像檔Img寫入至第一儲存電路120中。此時,第一儲存電路120儲存有備份引導程式及備份映像檔Img,使得控制電路100得以接續安裝備份映像檔Img以執行備份韌體主程式,進而使控制電路100得以執行各種功能。In some embodiments, after the control circuit 100 receives the backup image file Img through the communication circuit 160 (corresponding to step S149), the control circuit 100 writes the backup image file Img into the first storage circuit 120. At this time, the first storage circuit 120 stores the backup boot program and the backup image file Img, so that the control circuit 100 can continue to install the backup image file Img to execute the backup firmware main program, thereby enabling the control circuit 100 to execute various functions.

在一些實施例中,此傳輸媒介可以是透過網路線傳輸數據的網路通訊協定,例如但不限於檔案傳輸協定(FTP)、簡易檔案傳輸協定(TFTP)或TCP/IP通訊協定。在另一些實施例中,此傳輸媒介也可以是用以傳輸數據的實體線材,例如但不限於通用序列匯流排(USB)線、Type-C線或Lightning線。In some embodiments, the transmission medium may be a network communication protocol for transmitting data through a network cable, such as but not limited to File Transfer Protocol (FTP), Trivial File Transfer Protocol (TFTP) or TCP/IP communication protocol. In other embodiments, the transmission medium may also be a physical cable for transmitting data, such as but not limited to a Universal Serial Bus (USB) cable, a Type-C cable or a Lightning cable.

在一些實施例中,此外部裝置可以是用以儲存各種程式檔或映像檔的近端/遠端儲存系統,例如但不限於電腦主機、直連式儲存(DAS)裝置、網路附加儲存(NAS)伺服器、雲端資料庫或遠端數據中心。In some embodiments, the external device may be a local/remote storage system for storing various program files or image files, such as but not limited to a computer host, a direct-attached storage (DAS) device, a network-attached storage (NAS) server, a cloud database, or a remote data center.

請參照圖1至圖6,圖6是圖5中接續步驟S149之一些實施例的運作流程圖。於步驟S149之後,管理平台系統10經由一獨立線路L6將一錯誤記錄檔Le自可編程邏輯電路110傳輸至控制電路100(步驟S150),其中錯誤記錄檔Le係由可編程邏輯電路110所產生,並且錯誤記錄檔Le係用以記錄主動引導程式出現錯誤或毀損時的相關資訊(例如錯誤發生時間、錯誤發生事由或錯誤發生次數)。換言之,在一些實施例中,管理平台系統10具有記錄一系統錯誤之功能,使得操作管理平台系統10的工程師得以於控制電路100正常運作後立即得知此系統錯誤為何。在一些實施例中,獨立線路L6僅用以傳輸錯誤記錄檔Le而不用以傳輸其它檔案。Please refer to Figures 1 to 6, Figure 6 is an operation flow chart of some embodiments of the subsequent step S149 in Figure 5. After step S149, the management platform system 10 transmits an error log file Le from the programmable logic circuit 110 to the control circuit 100 via an independent line L6 (step S150), wherein the error log file Le is generated by the programmable logic circuit 110, and the error log file Le is used to record relevant information when an error or damage occurs in the active boot program (such as the time of error occurrence, the cause of error occurrence, or the number of error occurrences). In other words, in some embodiments, the management platform system 10 has a function of recording a system error, so that the engineer operating the management platform system 10 can immediately know what the system error is after the control circuit 100 operates normally. In some embodiments, the independent line L6 is only used to transmit the error log file Le but not to transmit other files.

在一些實施例中,當控制電路100接收錯誤記錄檔Le後,控制電路100係可將錯誤記錄檔Le之內容顯示於一顯示裝置(例如一外接螢幕)上以通知工程師系統曾發生錯誤。在另一些實施例中,控制電路100亦可將錯誤記錄檔Le儲存至第一儲存電路120中,使得工程師得以隨時檢查錯誤記錄檔Le之內容以確認系統是否曾發生錯誤。In some embodiments, after the control circuit 100 receives the error log file Le, the control circuit 100 may display the content of the error log file Le on a display device (e.g., an external screen) to inform the engineer that an error has occurred in the system. In other embodiments, the control circuit 100 may also store the error log file Le in the first storage circuit 120, so that the engineer can check the content of the error log file Le at any time to confirm whether an error has occurred in the system.

在一些實施例中,控制電路100可以是具有控制功能的硬體元件,例如但不限於基板管理控制器(BMC)、中央處理器(CPU)、微處理器(Microprocessor)、數位訊號處理器(DSP)、特殊應用積體電路(ASIC)或微控制器單元(MCU)。In some embodiments, the control circuit 100 may be a hardware component having a control function, such as but not limited to a baseboard management controller (BMC), a central processing unit (CPU), a microprocessor (Microprocessor), a digital signal processor (DSP), an application specific integrated circuit (ASIC) or a microcontroller unit (MCU).

在一些實施例中,可編程邏輯電路110可以是具有韌體編程功能的硬體元件,例如但不限於複雜可編程邏輯裝置(CPLD)或現場可編程邏輯閘陣列(FPGA)。換言之,可編程邏輯電路110中各裝置(包含控制模組111、偵測模組112及存取模組113)之功能係由燒錄至可編程邏輯電路110中的韌體所實現。In some embodiments, the programmable logic circuit 110 may be a hardware component with firmware programming function, such as but not limited to a complex programmable logic device (CPLD) or a field programmable logic gate array (FPGA). In other words, the functions of each device in the programmable logic circuit 110 (including the control module 111, the detection module 112, and the access module 113) are implemented by the firmware burned into the programmable logic circuit 110.

在一些實施例中,第一儲存電路120及第二儲存電路140可以是具有讀取、寫入功能的儲存元件,例如但不限於非揮發性記憶體(Non-volatile memory)或快閃記憶體(Flash memory)。在另一些實施例中,第二儲存電路140可以是僅具有讀取功能而不具有寫入功能的儲存元件,使得儲存於第二儲存電路140中的備份引導程式無法被修改而確保其正確性及完整性。其中,第二儲存電路140例如為唯讀記憶體(ROM)或關閉寫入功能的快閃記憶體,不以此為限。In some embodiments, the first storage circuit 120 and the second storage circuit 140 may be storage elements with read and write functions, such as but not limited to non-volatile memory or flash memory. In other embodiments, the second storage circuit 140 may be a storage element with only a read function but not a write function, so that the backup boot program stored in the second storage circuit 140 cannot be modified to ensure its correctness and integrity. The second storage circuit 140 may be, for example, a read-only memory (ROM) or a flash memory with a write function disabled, but is not limited thereto.

在一些實施例中,第二儲存電路140之容量小於第一儲存電路120之容量,且第二儲存電路140不會儲存主動映像檔或(備份映像檔Img),也不會儲存主動映像檔(或備份映像檔Img)所對應之韌體主程式(或備份韌體主程式)。其中,由於主動引導程式(或備份引導程式)之檔案大小小於主動映像檔(或備份映像檔Img)之檔案大小,並且第二儲存電路140僅儲存有備份引導程式而不具有主動映像檔(或備份映像檔Img)或備份韌體主程式,因此第二儲存電路140可以選擇容量比第一儲存電路120之容量還小的儲存元件以節省管理平台系統10之成本。舉例來說,在一些實施例中,主動引導程式(或備份引導程式)之檔案大小例如為但不限於2百萬位元(即2Mb),並且主動映像檔(或備份映像檔Img)之檔案大小介於64Mb至128Mb之間,不以此為限。因此,第一儲存電路120之容量至少要大於130Mb。相較之下,第二儲存電路140之容量僅需要大於2Mb即可。In some embodiments, the capacity of the second storage circuit 140 is smaller than the capacity of the first storage circuit 120, and the second storage circuit 140 does not store the active image file or (backup image file Img), nor does it store the firmware main program (or backup firmware main program) corresponding to the active image file (or backup image file Img). Among them, since the file size of the active boot program (or backup boot program) is smaller than the file size of the active image file (or backup image file Img), and the second storage circuit 140 only stores the backup boot program but does not have the active image file (or backup image file Img) or the backup firmware main program, the second storage circuit 140 can select a storage element with a capacity smaller than that of the first storage circuit 120 to save the cost of the management platform system 10. For example, in some embodiments, the file size of the active boot program (or backup boot program) is, for example, but not limited to, 2 million bits (i.e., 2Mb), and the file size of the active image file (or backup image file Img) is between 64Mb and 128Mb, but is not limited thereto. Therefore, the capacity of the first storage circuit 120 must be at least greater than 130 Mb. In contrast, the capacity of the second storage circuit 140 only needs to be greater than 2 Mb.

在一些實施例中,選擇電路130可以是具有路徑選擇功能的硬體元件,例如但不限於多工器(MUX)或交換器(Switch)。In some embodiments, the selection circuit 130 may be a hardware component having a path selection function, such as but not limited to a multiplexer (MUX) or a switch (Switch).

在一些實施例中,電源電路150可以是具有電源轉換功能的硬體元件,例如但不限於類比數位轉換器(ADC)、數位類比轉換器(DAC)、整流器(Rectifier)或逆變器(Inverter)。In some embodiments, the power circuit 150 may be a hardware component having a power conversion function, such as but not limited to an analog-to-digital converter (ADC), a digital-to-analog converter (DAC), a rectifier, or an inverter.

在一些實施例中,通訊電路160可以是具有有線通訊功能或無線通訊功能的硬體元件,例如但不限於USB連接器、Type-C連接器、Lightning連接器、Wi-Fi晶片、藍牙晶片或同時具有Wi-Fi功能及藍牙功能之二合一無線晶片。In some embodiments, the communication circuit 160 can be a hardware component with wired communication function or wireless communication function, such as but not limited to a USB connector, a Type-C connector, a Lightning connector, a Wi-Fi chip, a Bluetooth chip, or a two-in-one wireless chip with both Wi-Fi and Bluetooth functions.

在一些實施例中,線路L1~L5及獨立線路L6可以是具有數據傳輸功能的傳輸通道或傳輸介面,例如但不限於通用型輸入輸出(GPIO)介面、序列通用型輸入輸出(SGPIO)介面、序列周邊介面(SPI)匯流排、低電壓差分訊號通道協定和介面(LTPI)、系統管理匯流排(SMBus)或通用非同步收發傳輸器(UART)。In some embodiments, lines L1~L5 and independent line L6 can be transmission channels or transmission interfaces with data transmission functions, such as but not limited to general purpose input and output (GPIO) interface, serial general purpose input and output (SGPIO) interface, serial peripheral interface (SPI) bus, low voltage differential signaling channel protocol and interface (LTPI), system management bus (SMBus) or universal asynchronous receiver and transmitter (UART).

綜上所述,根據一些實施例,當儲存於第一儲存電路中的主動引導程式出現錯誤或毀損時,管理平台系統係透過儲存於第二儲存電路中的備用引導程式寫入至第一儲存電路中以修復主動引導程式。如此一來,控制電路即可下載並安裝相對應之映像檔,進而使控制電路得以正常執行其對應之韌體主程式以執行控制電路之各種功能。In summary, according to some embodiments, when an active boot program stored in the first storage circuit is erroneous or damaged, the management platform system writes the backup boot program stored in the second storage circuit into the first storage circuit to repair the active boot program. In this way, the control circuit can download and install the corresponding image file, so that the control circuit can normally execute its corresponding firmware main program to execute various functions of the control circuit.

雖然本發明已以實施例揭露如上,然其並非用以限定本發明之創作,任何所屬技術領域中具有通常知識者,在不脫離本揭露內容之精神和範圍內,當可作些許之修改與變化,惟該些許之修改與變化仍然在本發明之申請專利範圍內。Although the present invention has been disclosed as above by way of embodiments, it is not intended to limit the invention. Anyone with ordinary knowledge in the relevant technical field may make some modifications and changes without departing from the spirit and scope of the present disclosure. However, such modifications and changes are still within the scope of the patent application of the present invention.

10:管理平台系統10: Management platform system

100:控制電路100: Control circuit

101:輸出腳位101: Output pin

102:重置腳位102: Reset foot position

103:傳輸介面103:Transmission interface

110:可編程邏輯電路110: Programmable logic circuit

111:控制模組111: Control module

112:偵測模組112: Detection module

113:存取模組113: Access module

120:第一儲存電路120: First storage circuit

130:選擇電路130: Select circuit

140:第二儲存電路140: Second storage circuit

150:電源電路150: Power circuit

160:通訊電路160: Communication circuit

20:電源供應器20: Power supply

Img:備份映像檔Img: Backup Image

L1~L5:線路L1~L5: Line

L6:獨立線路L6: Independent line

Le:錯誤記錄檔Le: Error log file

S100~S130, S150:步驟S100~S130, S150: Steps

S141~S149:步驟S141~S149: Steps

Sre:重置訊號Sre: reset signal

Sse:選擇訊號Sse: Select signal

V1:邏輯位準V1: Logical Level

VSP:供應電源VSP: Power Supply

VST:待機電源VST: Standby power

圖1是管理平台系統之一些實施例的電路方塊圖。 圖2是圖1中選擇電路之一些實施例的模組示意圖。 圖3是圖1中管理平台系統之一些實施例的運作流程圖。 圖4是圖3中接續步驟S120之一些實施例的運作流程圖。 圖5是圖4中接續步驟S145之一些實施例的運作流程圖。 圖6是圖5中接續步驟S149之一些實施例的運作流程圖。 FIG. 1 is a circuit block diagram of some embodiments of the management platform system. FIG. 2 is a module schematic diagram of some embodiments of the selection circuit in FIG. 1. FIG. 3 is an operation flow chart of some embodiments of the management platform system in FIG. 1. FIG. 4 is an operation flow chart of some embodiments of the subsequent step S120 in FIG. 3. FIG. 5 is an operation flow chart of some embodiments of the subsequent step S145 in FIG. 4. FIG. 6 is an operation flow chart of some embodiments of the subsequent step S149 in FIG. 5.

10:管理平台系統 10: Management platform system

100:控制電路 100: Control circuit

101:輸出腳位 101: Output pin

102:重置腳位 102: Reset foot position

103:傳輸介面 103: Transmission interface

110:可編程邏輯電路 110: Programmable logic circuit

111:控制模組 111: Control module

112:偵測模組 112: Detection module

113:存取模組 113: Access module

120:第一儲存電路 120: First storage circuit

130:選擇電路 130: Select circuit

140:第二儲存電路 140: Second storage circuit

150:電源電路 150: Power circuit

160:通訊電路 160: Communication circuit

20:電源供應器 20: Power supply

Img:備份映像檔 Img: backup image

L1~L5:線路 L1~L5: Line

L6:獨立線路 L6: Independent line

Le:錯誤記錄檔 Le: Error log file

Sre:重置訊號 Sre: reset signal

Sse:選擇訊號 Sse: Select signal

V1:邏輯位準 V1: Logical level

VSP:供應電源 VSP: Power supply

VST:待機電源 VST: Standby power

Claims (8)

一種管理平台系統,包含:一控制電路,具有一輸出腳位、一重置腳位及一傳輸介面;一可編程邏輯電路,電性連接於該控制電路,該可編程邏輯電路包含:一控制模組;一偵測模組,用以偵測該輸出腳位之邏輯位準;以及一存取模組;一第一儲存電路,用以儲存一主動引導程式及一主動映像檔;一選擇電路,電性連接於該控制電路之該傳輸介面、該可編程邏輯電路及該第一儲存電路,用以選擇該第一儲存電路之一傳輸目標,其中該傳輸目標係選自該控制電路或該可編程邏輯電路;以及一第二儲存電路,電性連接於該可編程邏輯電路,用以儲存一備份引導程式;其中,該控制電路用以執行該主動引導程式、該主動映像檔及該備份引導程式中的至少一者;該控制模組更用以控制該偵測模組產生一重置訊號至該重置腳位以致能或禁能該控制電路,控制該偵測模組產生一選擇訊號至該選擇電路以選擇該第一儲存電路之該傳輸目標,以及將儲存於該第二儲存電路中的該備份引導程式經由該存取模組寫入至該第一儲存電路中;該第二儲存電路之容量小於該第一儲存電路之容量;該主動引導程式及該備份引導程式皆不包含一韌體主程式。 A management platform system includes: a control circuit having an output pin, a reset pin and a transmission interface; a programmable logic circuit electrically connected to the control circuit, the programmable logic circuit including: a control module; a detection module for detecting the logic level of the output pin; and an access module; a first storage circuit for storing an active boot program and an active image file; a selection circuit electrically connected to the transmission interface of the control circuit, the programmable logic circuit and the first storage circuit for selecting a transmission target of the first storage circuit, wherein the transmission target is selected from the control circuit or the programmable logic circuit; and a second storage circuit electrically connected to The programmable logic circuit is used to store a backup boot program; wherein the control circuit is used to execute at least one of the active boot program, the active image file and the backup boot program; the control module is further used to control the detection module to generate a reset signal to the reset pin to enable or disable the control circuit, control the detection module to generate a selection signal to the selection circuit to select the transmission target of the first storage circuit, and write the backup boot program stored in the second storage circuit to the first storage circuit through the access module; the capacity of the second storage circuit is smaller than the capacity of the first storage circuit; the active boot program and the backup boot program do not include a firmware main program. 如請求項1所述之管理平台系統,更包含一獨立線路,該 獨立線路設置於該控制電路與該可編程邏輯電路之間,其中該可編程邏輯電路更用以經由該獨立線路將一錯誤記錄檔傳輸至該控制電路。 The management platform system as described in claim 1 further includes an independent line, which is arranged between the control circuit and the programmable logic circuit, wherein the programmable logic circuit is further used to transmit an error log file to the control circuit via the independent line. 如請求項1所述之管理平台系統,更包含一電源電路,該電源電路電性連接於該控制電路,該電源電路用以產生一供應電源。 The management platform system as described in claim 1 further includes a power circuit, which is electrically connected to the control circuit and is used to generate a supply power. 如請求項1所述之管理平台系統,更包含一通訊電路,電性連接於該控制電路,其中該通訊電路用以經由一傳輸媒介電性連接於一外部裝置以接收對應於該控制電路之一備份映像檔。 The management platform system as described in claim 1 further includes a communication circuit electrically connected to the control circuit, wherein the communication circuit is used to electrically connect to an external device via a transmission medium to receive a backup image file corresponding to the control circuit. 一種引導程式修復方法,適於一管理平台系統,該管理平台系統包含一控制電路、一可編程邏輯電路、一第一儲存電路、一選擇電路以及一第二儲存電路,該引導程式修復方法包含:經由該控制電路接收一供應電源;執行儲存於該第一儲存電路中之一主動引導程式;偵測該控制電路之一輸出腳位之邏輯位準;以及當該輸出腳位之邏輯位準為一高邏輯位準時,執行以下步驟:根據該可編程邏輯電路之一偵測模組所產生相對應之一重置訊號之邏輯位準禁能該控制電路;根據該偵測模組所產生相對應之一選擇訊號之邏輯位準選擇該第一儲存電路之一傳輸目標為該可編程邏輯電路;將儲存於該第二儲存電路中的一備份引導程式寫入至該第一儲存電路中;根據相對應之該選擇訊號之邏輯位準選擇該第一儲存電路之該傳輸目標為該控制電路;以及 根據該重置訊號之變化緣致能該控制電路;其中,該第二儲存電路之容量小於該第一儲存電路之容量;該主動引導程式及該備份引導程式皆不包含一韌體主程式。 A boot program repair method is suitable for a management platform system. The management platform system includes a control circuit, a programmable logic circuit, a first storage circuit, a selection circuit and a second storage circuit. The boot program repair method includes: receiving a supply power through the control circuit; executing an active boot program stored in the first storage circuit; detecting a logic level of an output pin of the control circuit; and when the logic level of the output pin is a high logic level, executing the following steps: disabling the logic level of a corresponding reset signal generated by a detection module of the programmable logic circuit the control circuit; selecting a transmission target of the first storage circuit as the programmable logic circuit according to the logic level of a corresponding selection signal generated by the detection module; writing a backup boot program stored in the second storage circuit into the first storage circuit; selecting the transmission target of the first storage circuit as the control circuit according to the logic level of the corresponding selection signal; and enabling the control circuit according to the change of the reset signal; wherein the capacity of the second storage circuit is less than the capacity of the first storage circuit; the active boot program and the backup boot program do not include a firmware main program. 如請求項5所述之引導程式修復方法,其中該管理平台系統更包含一通訊電路,並且該引導程式修復方法於經由該控制電路之一重置腳位致能該控制電路之步驟後更包含:執行儲存於該第一儲存電路中之該備份引導程式;偵測該控制電路之該輸出腳位之邏輯位準;以及當該輸出腳位之邏輯位準為一低電壓邏輯位準時,執行以下步驟:經由一傳輸媒介電性連接於一外部裝置;以及接收對應於該控制電路之一備份映像檔。 The boot program repair method as described in claim 5, wherein the management platform system further includes a communication circuit, and the boot program repair method further includes: executing the backup boot program stored in the first storage circuit after the step of enabling the control circuit via a reset pin of the control circuit; detecting the logic level of the output pin of the control circuit; and when the logic level of the output pin is a low voltage logic level, executing the following steps: electrically connecting to an external device via a transmission medium; and receiving a backup image file corresponding to the control circuit. 如請求項6所述之引導程式修復方法,其中該管理平台系統更包含一獨立線路,並且該引導程式修復方法更包含:經由該獨立線路將一錯誤記錄檔自該可編程邏輯電路傳輸至該控制電路。 The boot program repair method as described in claim 6, wherein the management platform system further includes an independent line, and the boot program repair method further includes: transmitting an error log file from the programmable logic circuit to the control circuit via the independent line. 如請求項5所述之引導程式修復方法,其中該管理平台系統更包含一電源電路,該電源電路用以產生該供應電源。 The boot program repair method as described in claim 5, wherein the management platform system further includes a power circuit, which is used to generate the supply power.
TW112137189A 2023-09-27 2023-09-27 Management platform system and bootloader repariring method thereof TWI858939B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW112137189A TWI858939B (en) 2023-09-27 2023-09-27 Management platform system and bootloader repariring method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW112137189A TWI858939B (en) 2023-09-27 2023-09-27 Management platform system and bootloader repariring method thereof

Publications (1)

Publication Number Publication Date
TWI858939B true TWI858939B (en) 2024-10-11

Family

ID=94084017

Family Applications (1)

Application Number Title Priority Date Filing Date
TW112137189A TWI858939B (en) 2023-09-27 2023-09-27 Management platform system and bootloader repariring method thereof

Country Status (1)

Country Link
TW (1) TWI858939B (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI528287B (en) * 2014-12-05 2016-04-01 英業達股份有限公司 Server system
CN111949449A (en) * 2020-08-12 2020-11-17 曙光信息产业(北京)有限公司 Firmware recovery method, device, system, computer equipment and storage medium
CN115576747A (en) * 2022-11-21 2023-01-06 苏州浪潮智能科技有限公司 Baseboard management controller firmware fault recovery method, system, device and medium

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI528287B (en) * 2014-12-05 2016-04-01 英業達股份有限公司 Server system
CN111949449A (en) * 2020-08-12 2020-11-17 曙光信息产业(北京)有限公司 Firmware recovery method, device, system, computer equipment and storage medium
CN115576747A (en) * 2022-11-21 2023-01-06 苏州浪潮智能科技有限公司 Baseboard management controller firmware fault recovery method, system, device and medium

Similar Documents

Publication Publication Date Title
US10860425B2 (en) Method for recovering basic input/output system image file of a computer system and the computer system
CN106648958B (en) Basic input output system reply management system, method and program product thereof
US7487343B1 (en) Method and apparatus for boot image selection and recovery via a remote management module
US10909247B2 (en) Computing device having two trusted platform modules
US20110093741A1 (en) Method for recovering bios and computer system thereof
CN111506454A (en) Method and system for recovery and update of a basic input/output system
TWI724415B (en) A multi-node storage system and method for updating firmware thereof
US20110099544A1 (en) Information processing apparatus and system setting method
CN101373433A (en) Method for updating BIOS and computer and system using the method
US9594899B2 (en) Apparatus and method for managing operation of a mobile device
CN208141370U (en) A kind of system for realizing double BIOS startings and upgrading
JP2010198252A (en) Non-volatile memory device, write-in method for nonvolatile memory, and nonvolatile memory write-in program
JP2018116648A (en) Information processor, control method thereof and program
CN114341769A (en) System management bus isolation based on power management integrated circuit
TWI808362B (en) Computer system and method capable of self-monitoring and restoring an operation of operating system
CN110308935B (en) Electronic device and operation method thereof
US11586504B2 (en) Electronic apparatus and boot method thereof
TWI858939B (en) Management platform system and bootloader repariring method thereof
CN118672664A (en) Method, computer program product, apparatus and medium for loading option read-only memory
US20240143518A1 (en) Using Control Bus Communication to Accelerate Link Negotiation
CN113220324B (en) CPLD remote updating method, system and medium
CN116450224A (en) Data recovery method, device and system based on clearing CMOS
US11467898B2 (en) Information processing apparatus and method of controlling the same
CN118708519B (en) Server expansion module, server, configuration method, device and medium
TWI709045B (en) Method of checking the boot status of a server from remote node and server