TWI849528B - Carbonaceous semiconductor device and method of manufacturing the same - Google Patents

Abstract

The carbonaceous semiconductor device provided herein comprises: a substrate, an insulating carbonaceous region disposed on the substrate, and at least one conductive carbonaceous region; at least part of said conductive carbonaceous region is connected with the insulating carbonaceous region, and said conductive carbonaceous region contains graphene. Due to the insulating carbonaceous region and the conductive carbonaceous region comprising graphene, the carbonaceous semiconductor device and method of manufacturing the same provided herein not only maintain the good thermal conductivity and theoretical semiconductor performance of diamond material, but also obtain improved mechanical properties, thereby allowing different layers to be formed and stacked properly.

Description

Carbon semiconductor device and method for manufacturing the same

The present invention relates primarily to semiconductor devices, but is not limited thereto; more particularly, the present invention relates to a carbonaceous semiconductor device and a method for manufacturing the same.

In the past, various methods have been applied to manufacture various electronic components such as resistors, semiconductors, capacitors, sensors, electronic circuits, circuit substrates, integrated circuits, etc. These electronic components are composed of a conductive part composed of a good conductor such as a metal with good conductivity and an insulating part with a high resistivity and no current (or almost no current). In addition, it is also common to see electronic components containing semiconductors, whose resistivity is between that of good conductors and insulators. However, the methods generally used to form conductive areas or circuits on insulators or semiconductor substrates are mostly complicated, and the finished products have poor external tolerance.

In this regard, some previous technologies consider using diamond as a substitute material for the above structure. Diamond not only has good thermal conductivity, but also has good theoretical semiconductor performance characteristics. According to some previous technical content, it reveals the concept of forming an electric structure with diamond-based materials, and forming a partial graphite block in the electric structure by heating to facilitate electrical conduction.

The content of the invention is intended to provide a simplified summary of the invention so that readers can have a basic understanding of the invention. This content of the invention is not a complete overview of the invention, and it is not intended to point out the important or key elements of the embodiments of the invention or to define the scope of the invention.

The inventors of the present invention have found that if the graphite used as the conductive block material in the diamond-based conductive structure disclosed in the prior art is formed by modification, it may lead to unsatisfactory mechanical properties (for example, the material is too soft), making it difficult to stack the conductive structure and further apply it to other layers. In view of this, the inventors of the present invention intend to provide a carbon semiconductor device and method, which not only can give play to the good thermal conductivity and theoretical semiconductor performance of diamond materials, but also is suitable for stacking different layers to facilitate the subsequent manufacture of various parts.

Specifically, the present invention provides a carbon semiconductor device, which includes: a substrate; an insulating carbon region disposed on the substrate; and at least one conductive carbon region, at least a portion of which is disposed in the insulating carbon region, and the conductive carbon region contains graphene.

According to one embodiment of the present invention, the component of the insulating carbonaceous region is an undoped single crystal diamond or an undoped polycrystalline diamond.

According to an embodiment of the present invention, the conductive carbonaceous region includes a p-type doped region, which includes a p-type dopant; further, the p-type dopant is boron.

According to an embodiment of the present invention, the conductive carbonaceous region includes an n-type doped region, which includes an n-type dopant; further, the n-type dopant is nitrogen or phosphorus.

According to one embodiment of the present invention, the carbonaceous semiconductor device includes at least one bonding pad, the component of which is graphene, Au, Ag, Al, Ti, Pd, Pt, indium tin oxide or fluorine tin oxide.

According to one embodiment of the present invention, the carbonaceous semiconductor device includes a plurality of the conductive carbonaceous regions, and the conductive carbonaceous regions are spaced apart from each other.

According to one embodiment of the present invention, the carbon semiconductor device further includes a gate, a source and a drain; further, the carbon semiconductor device further includes a channel layer and a gate dielectric layer, the gate dielectric layer is disposed above the channel layer, and its composition is undoped or unintentionally doped diamond; according to different embodiments of the present invention, at least one of the gate, the source and the drain includes graphene.

According to one embodiment of the present invention, the carbonaceous semiconductor device is an n-type diamond semiconductor device, a bipolar diamond semiconductor device, a diamond diode device, a diamond power radio frequency (RF) attenuator or a diamond light emitting diode/laser diode (LED).

Another aspect of the present invention provides a method for manufacturing a carbon semiconductor device, comprising: providing a substrate; forming an insulating carbon region above the substrate; forming at least one conductive carbon region containing graphene, and forming at least a portion of it in the insulating carbon region.

According to an embodiment of the present invention, the insulating carbonaceous region is formed by an undoped single crystal diamond or an undoped polycrystalline diamond.

According to an embodiment of the present invention, the conductive carbon region is formed by forming a plurality of the conductive carbon regions, and each of the conductive carbon regions is spaced apart from each other.

The advantages of the carbon semiconductor device and the manufacturing method provided by the present invention are: by providing an insulating carbon region and a conductive carbon region containing graphene, the present invention not only retains the good thermal conductivity and theoretical semiconductor performance of diamond materials, but also improves its mechanical properties to stack different layers; thereby effectively enhancing the potential value of the present invention in the application of diversified semiconductor fields.

In order to make the description of the present invention more detailed and complete, the following provides an illustrative description of the implementation mode and specific embodiments of the present invention, but this is not the only form of implementing or using the specific embodiments of the present invention. In this specification and the attached patent scope, unless the context otherwise states, "a", "an" and "the" may also be interpreted as plural. In addition, in this specification and the attached patent scope, unless otherwise stated, "disposed on something" may be regarded as directly or indirectly contacting the surface of something by attachment or other forms, and the definition of the surface should be determined based on the context/paragraph meaning of the specification content and the common knowledge in the field to which the present invention belongs.

Although the numerical ranges and parameters used to define the present invention are approximate values, the relevant numerical values in the specific embodiments have been presented as accurately as possible. However, any numerical value inherently inevitably contains standard deviations due to individual testing methods. Here, "about" usually means that the actual value is within plus or minus 10%, 5%, 1% or 0.5% of a specific value or a range. Alternatively, the word "about" means that the actual value falls within the acceptable standard error of the mean value, which is determined by a person of ordinary knowledge in the field to which the present invention belongs. Therefore, unless otherwise stated to the contrary, the numerical parameters disclosed in this specification and the attached patent application range are approximate values and can be changed as needed. At a minimum, these numerical parameters should be understood as indicating the number of significant digits and the value resulting from the application of normal rounding conventions.

One aspect of the present invention relates to a carbonaceous semiconductor device, which includes: a substrate; an insulating carbonaceous region disposed on the substrate; and at least one conductive carbonaceous region, at least a portion of which is connected to the insulating carbonaceous region, and the conductive carbonaceous region contains graphene.

Specifically, the substrate may include a wafer and must be insulated, such as a wafer made of high-quality single-crystal silicon semiconductor material, such as sapphire, GaN, GaAs, silicon crystal, any polymorph of Si silicon carbide (SiC) (including fiber zinc ore), AlN, InP or similar substrate materials used for semiconductors; however, the present invention is not limited to this.

Specifically, the insulating carbon region is a non-conductor block with high resistance, and its composition includes an undoped single crystal diamond or undoped polycrystalline diamond. In addition, the insulating carbon region can be a layered structure set on the substrate, and can also be a three-dimensional structure.

Specifically, the conductive carbon region is a conductor or semiconductor block with adjustable resistance; preferably, it includes a p-type doped region, an n-type doped region or a combination thereof. The components of the conductive carbon region include a single crystal conductive material or a single crystal semiconductor material. According to an embodiment of the present invention, the single crystal conductive material or the single crystal semiconductor material is graphene or doped diamond. The doped diamond refers to a diamond material that is endowed with local additional functions by a p-type dopant or an n-type dopant. For example, boron or boride, aluminum or aluminum compound of trivalent elements may be injected, preferably boron, and nitrogen or nitride, phosphorus or phosphide, or arsenic or arsenide ions of pentavalent elements may also be injected, preferably nitrogen or phosphorus. After the above injection of trivalent elements or pentavalent elements, p-type semiconductor regions or n-type semiconductor regions are formed locally in the diamond material.

According to some embodiments of the present invention, the carbonaceous semiconductor device of the present invention may further include at least one metal contact; the metal contact is composed of Au, Ag, Al, Ti, Pd, Pt, indium tin oxide or fluorine tin oxide.

Carbon semiconductor device

FIG. 1 to FIG. 4 are cross-sectional schematic diagrams of carbonaceous semiconductor devices of different embodiments of the present invention. According to FIG. 1 , the carbonaceous semiconductor device 100A includes a substrate 102, and an insulating carbonaceous region 106 is disposed above the substrate 102, and an intermediate layer 104 is disposed between the substrate 102 and the insulating carbonaceous region 106. Furthermore, the insulating carbonaceous region 106 is connected to a plurality of conductive carbonaceous regions 110; specifically, a plurality of conductive carbonaceous regions 110 are disposed inside the insulating carbonaceous region 106, and the plurality of conductive carbonaceous regions 110 are disposed at intervals from each other.

In detail, the intermediate layer 104 is composed of a material having high adhesion to both the substrate 102 and the insulating carbonaceous region 106, such as a radical nitride layer, a metal/carbon mixed tilted composition layer, a metal film such as chromium or titanium, a silicon film, etc. If a metal/carbon mixed tilted composition layer is used, the metal composition ratio is larger on the side close to the substrate 102, and the carbon composition ratio is larger on the side close to the insulating carbonaceous region 106. According to different embodiments of the present invention, the metal/carbon mixed tilted composition layer can be formed into a layer by stacking and/or lamination or adhesion such as sputtering.

According to FIG. 2 , the carbon semiconductor device 100B is similar to the carbon semiconductor device 100A described above; the difference is that each of the plurality of conductive carbon regions 110 of the carbon semiconductor device 100B is not completely buried in the insulating carbon region 106, but has at least a portion of the upper surface that exceeds the insulating carbon region 106; preferably, the intervals between each of the plurality of conductive carbon regions 110 are fixed.

According to FIG. 3 , the carbonaceous semiconductor device 100C is similar to the carbonaceous semiconductor device 100A described above; the difference is that the carbonaceous semiconductor device 100C is further provided with a covering layer 108 above the insulating carbonaceous region 106. The covering layer 108 is an electrically insulating layer made of an electrically insulating material. For example, an aluminum oxide film, a silicon dioxide film, etc.; it can be formed using various techniques such as coating, sputtering, PVD, CVD, etc. According to one embodiment of the present invention, the covering layer 108 and the insulating carbonaceous region 106 are formed with the same composition, and the covering layer 108 can be a single layer or multiple layers, and can also be an object with additional functions.

4 , the carbon semiconductor device 100D is similar to the carbon semiconductor device 100C described above; the difference is that the carbon semiconductor device 100D further has a plurality of conductive carbon regions 110 in the cover layer 108 . In detail, the covering layer 108 and the insulating carbonaceous region 106 are made of the same material, namely, undoped single crystal diamond or undoped polycrystalline diamond; in addition, the plurality of conductive carbonaceous regions 110 disposed in the covering layer 108 and in the insulating carbonaceous region 106 are arranged in an alternating manner; in other words, the plurality of conductive carbonaceous regions 110 in the two different layers are arranged in a complementary pattern when viewed from above.

According to some embodiments of the present invention, the carbon semiconductor device can be further configured as a diamond transistor device, a bipolar diamond semiconductor device, a diamond diode device, a diamond power radio frequency (RF) attenuator or a diamond light emitting diode/laser diode (LED) based on the same inventive concept. For example, FIG. 5 shows a diode device 200 made by applying the carbon semiconductor device of the present invention, and FIGS. 6 to 8 show transistor devices 300 to 500 made by applying the carbon semiconductor device of the present invention.

Diode device

5 , the diode device 200 is a p ⁺ -i-n diode device including a p ⁺ -type doped region 204, an n-type doped region 210, and a lightly doped region 208 therebetween; further, the diode device 200 further includes a p-type doped region 206 disposed between the p ⁺ -type doped region 204 and the lightly doped region 208, and two electrodes 212 respectively connected to the p ⁺ -type doped region 204 and the n-type doped region 210. In detail, the materials of the p ⁺ type doped region 204, the p type doped region 206, the lightly doped region 208 and the n type doped region 210 are doped diamonds; more specifically, the doped diamonds refer to diamond materials that are endowed with local additional functions by p type dopants or n type dopants, and the “lightly doped” and “p ⁺ type doped” refer to states with lower dopant concentration and higher p type dopant concentration, respectively. The p-type dopant may be trivalent boron or boride, aluminum or aluminum, preferably boron, and the n-type dopant may be pentavalent nitrogen or nitride, phosphorus or phosphide, or arsenic or arsenide ions, preferably nitrogen or phosphorus. In addition, the diode assembly is formed on a substrate 202. The diode device 200 may be used in applications such as (but not limited to) current-controlled resistors (such as power attenuation and signal attenuation) and optoelectronic applications of UV LED components (such as sensors and LEDs). In the LED device, sufficient current density and current level for device performance requirements with desired luminous efficiency can be obtained within a typical LED voltage operating range. Additionally, the diode device 200 may be used to form a device driver component integrally formed on a sapphire substrate, wherein the sapphire may be formed into an LED component, thereby allowing the LED and driver to be integrally formed on the chip, which is beneficial for higher temperature operating environments.

Specifically, the composition of the electrode 212 can be selected based on relative bandgap positioning or work function requirements. In some embodiments, the composition of the electrode 212 can include gold, silver, aluminum, palladium, copper, tungsten, and polysilicon. In some embodiments, the composition of the electrode 212 can be a transparent metal, such as (but not limited to) indium tin oxide and fluorine tin oxide. In some embodiments, the composition of the electrode 212 can be graphene or doped diamond material.

Transistor Devices

FIG6 to FIG8 respectively present transistor devices 300 to 500 made by applying the carbon semiconductor device of the present invention; specifically, transistor device 300, transistor device 400 and transistor device 500 are all field effect transistor devices (Field Effect Transistor, FET); more specifically, transistor device 300 is an n-type field effect transistor, and transistor device 400 is a p-type field effect transistor; and transistor device 500 is a complementary field effect transistor made by connecting the above two in series. First, please refer to FIG6. The transistor device 300 includes a p-type substrate 302, which is used for grounding; and the upper half of the p-type substrate 302 is buried with an n-type region 304a and an n-type region 304b. Furthermore, a source 306 and a drain 310 are disposed above the n-type region 304a and the n-type region 304b, respectively; an insulating layer 308 is disposed between the source 306 and the drain 310, and a gate 312 is disposed above the insulating layer 308. Thus, when a sufficient positive bias is applied above the gate 312, the bottom thereof is inverted, and an n-type channel is generated between the source 306 and the drain 310, so that current can flow. As for the materials, as mentioned above, the materials of the p-type substrate 302, the n-type region 304a and the n-type region 304b are doped diamonds; the source 306, the drain 310 and the gate 312 are doped diamonds or graphene; and the material of the insulating layer 308 is undoped single crystal diamond or undoped polycrystalline diamond.

Continuing with FIG. 7 , the transistor device 400 includes an n-type substrate 402 for grounding; a p-type region 404a and a p-type region 404b are embedded in the upper half of the n-type substrate 402. Further, a source 406 and a drain 410 are disposed above the p-type region 404a and the p-type region 404b, respectively; an insulating layer 408 is disposed between the source 406 and the drain 410, and a gate 412 is disposed above the insulating layer 408. Thus, when a sufficient negative bias is applied to the gate 412, the bottom thereof is inverted, and a p-channel is generated between the source 406 and the drain 410, so that current can flow. As for the materials, as mentioned above, the materials of the n-type substrate 402, the p-type region 404a and the p-type region 404b are doped diamonds; the source 406, the drain 410 and the gate 412 are doped diamonds or graphene; and the material of the insulating layer 408 is undoped single crystal diamond or undoped polycrystalline diamond.

Next, according to FIG8 , the transistor device 500 is a complementary field effect transistor made by connecting the above-mentioned transistor device 300 and the transistor device 400 in series. The transistor device 500 includes a p-type substrate 501, which is used for grounding, and the p-type substrate 501 has an n-well region 502. An n-type region 503a and an n-type region 503b are buried in the upper half of the p-type substrate 501; and a p-type region 504a and a p-type region 504b are buried in the upper half of the n-well region 502. Furthermore, a source 506a and a drain 510a are disposed above the n-type region 503a and the n-type region 503b, respectively; an insulating layer 508a is disposed between the source 506a and the drain 510a, and a gate 512a is disposed above the insulating layer 508a. In addition, a source 506b and a drain 510b are disposed above the p-type region 504a and the p-type region 504b, respectively; an insulating layer 508b is disposed between the source 506b and the drain 510b, and a gate 512b is disposed above the insulating layer 508b. Thus, when a sufficient positive bias is applied to the gate 512a, the source 506a and the drain 510a are connected; and when a sufficient negative bias is applied to the gate 512b, the source 506b and the drain 510b are connected. In other words, no matter what the input bias is, one of the two sets of components must be in a closed state, so the transistor device 500 has a lower static current and is more energy-saving. In terms of materials, the component materials used in the transistor device 500 are the same as those of the transistor 300 and the transistor 400, and will not be elaborated here.

Vertical power components

FIG9 shows a vertical power device 600 manufactured by applying the carbon semiconductor device of the present invention, and the vertical power device 600 includes a highly doped substrate 602 and a low doped layer 604 disposed thereon; specifically, the highly doped substrate 602 and the low doped layer 604 can both be n-type doped layers or both be p-type doped layers, and the doping concentration of the highly doped substrate 602 is greater than that of the low doped layer 604. In terms of materials, the highly doped substrate 602 and the low doped layer 604 are both made of doped diamonds. Specifically, the doped diamond refers to a diamond material to which a p-type dopant or an n-type dopant is used to impart local additional functions; wherein the p-type dopant may be trivalent element boron or a boride, aluminum or an aluminide; preferably boron, and the n-type dopant may be pentavalent element nitrogen or a nitride, phosphorus or a phosphide, or arsenic or an ion of an arsenide; preferably nitrogen or phosphorus. According to some embodiments of the present invention, the top of the low-doped layer 604 can be further configured to form a Schottky barrier, i.e., a contact interface with rectifying properties; and the bottom of the highly-doped substrate 602 can be configured to form an Ohmic contact, i.e., a contact interface without rectifying properties.

Manufacturing method

Another aspect of the present invention is a method for manufacturing the above-mentioned carbonaceous semiconductor device. FIG. 9 is a flow chart according to an embodiment of the present invention; according to FIG. 9 , the method for manufacturing the carbonaceous semiconductor device provided by the present invention generally includes: step S102: providing a substrate; step S104: forming an insulating carbonaceous region above the substrate; and step S106: forming at least one conductive carbonaceous region containing graphene, and forming at least a portion of it in the insulating carbonaceous region. Specifically, in step S104, the insulating carbonaceous region is formed by an undoped single crystal diamond or undoped polycrystalline diamond; in addition, step S106 is more specifically to form a plurality of the conductive carbonaceous regions, and each of the conductive carbonaceous regions is arranged to be spaced apart from each other. It should be particularly noted that the steps in the method described herein are only described by way of example based on the concept of the inventor, and the technical field to which the present invention belongs has common knowledge that the content of the above method can be slightly replaced based on the same or similar concept, or even the order of the above steps can be adjusted; and such replacement or adjustment still falls within the scope of the concept of the present invention.

In general, the carbon semiconductor device manufacturing method provided by the present invention adaptively utilizes any appropriate technique (such as deposition, growth, patterning or etching) for forming layers, doping, masking and device structures. For example, the present invention may adopt appropriate epitaxial growth or deposition processes according to needs, including but not limited to chemical vapor deposition (CVD), low pressure CVD (LPCVD), atmospheric pressure CVD (APCVD), ultrahigh vacuum CVD (UHVCVD), atomic layer deposition (ALD), molecular layer deposition (MLD), plasma enhanced CVD (PECVD), metal-organic CVD (MOCVD), molecular beam epitaxy (MBE), sputtering, etc. or a combination thereof. In addition, the present invention can adopt an etching process according to the requirements. The etching process can be dry etching or wet etching, preferably dry etching, such as reactive ion etching (RIE), inductively coupled plasma etching (ICP) and other physical impact methods.

In summary, the technical problem solved by the present invention compared to the prior art is that, by providing an insulating carbon region and a conductive carbon region containing graphene, the present invention not only retains the good thermal conductivity and theoretical semiconductor performance of diamond materials, but also improves its mechanical properties to stack different layers; thereby effectively enhancing the potential value of the present invention in the application of diversified semiconductor fields.

The present invention has been described in detail above. However, what has been described above is only the preferred embodiment of the present invention and should not be used to limit the scope of implementation of the present invention. That is, all equivalent changes and modifications made according to the scope of the patent application of the present invention should still fall within the scope of the patent of the present invention.

100A~100D: Carbon semiconductor device 102, 202: Substrate 104: Intermediate layer 106: Insulating carbon region 108: Cover layer 110: Conductive carbon region 200: Diode device 204: p ⁺ type doped region 206: p type doped region 208: Slightly doped region 210: n type doped region 212: Electrode 300, 400, 500: Transistor device 302, 501: p type substrate 304a, 304b, 503a, 503b: n type region 306, 406, 506a, 506b: Source 308, 408, 508a, 508b: insulating layer 310, 410, 510a, 510b: drain 312, 412, 512a, 512b: gate 402: n-type substrate 404a, 404b, 504a, 504b: p-type region 502: n-well region 600: vertical power device 602: highly doped substrate 604: low doped layer S102~S106: step

In order to make the above and other purposes, features, advantages and embodiments of the present invention more clearly understandable, the attached drawings are described as follows: FIG. 1 is a cross-sectional schematic diagram of a carbon semiconductor device of an embodiment; FIG. 2 is a cross-sectional schematic diagram of a carbon semiconductor device of an embodiment; FIG. 3 is a cross-sectional schematic diagram of a carbon semiconductor device of an embodiment; FIG. 4 is a cross-sectional schematic diagram of a carbon semiconductor device of an embodiment; FIG. 5 is a cross-sectional schematic diagram of a diode device of an embodiment; FIGS. 6 to 8 are cross-sectional schematic diagrams of a transistor device of an embodiment, respectively; FIG. 9 is a cross-sectional schematic diagram of a vertical power element of an embodiment; FIG. 10 is a flow chart of a method for manufacturing a carbon semiconductor device of an embodiment.

According to conventional operation methods, various features and components in the figure are not drawn according to the actual scale, and the drawing method is to present the specific features and components related to the present invention in the best way. In addition, between different figures, the same or similar element symbols are used to refer to similar elements and components.

without.

100A: Carbon semiconductor device

102: Substrate

104: Middle layer

106: Insulated carbonaceous area

110: Conductive carbon area

Claims (12)

A carbonaceous semiconductor device comprises: a substrate; an insulating carbonaceous region disposed on the substrate; and a plurality of conductive carbonaceous regions, at least a portion of which is connected to the insulating carbonaceous region, and the conductive carbonaceous region contains graphene, wherein the conductive carbonaceous regions are spaced apart from each other. A carbonaceous semiconductor device as described in claim 1, wherein the component of the insulating carbonaceous region is an undoped single crystal diamond or an undoped polycrystalline diamond. A carbonaceous semiconductor device as described in claim 1, wherein the conductive carbonaceous region includes a p-type doped region, which includes a p-type dopant. A carbonaceous semiconductor device as described in claim 3, wherein the p-type dopant is boron. A carbonaceous semiconductor device as described in claim 1, wherein the conductive carbonaceous region includes an n-type doped region, which includes an n-type dopant. A carbonaceous semiconductor device as described in claim 5, wherein the n-type dopant is nitrogen or phosphorus. A carbon semiconductor device as described in claim 1, comprising at least one bonding pad, the component of which is graphene, Au, Ag, Al, Ti, Pd, Pt, indium tin oxide or fluorine tin oxide. The carbon semiconductor device as described in claim 1 further comprises a gate, a source and a drain; wherein the source and the drain are both disposed on the conductive carbon region, and the gate is disposed between the source and the drain. In the carbon semiconductor device as described in claim 8, at least one of the gate, the source, and the drain comprises graphene. The carbon semiconductor device as described in claim 1 is an n-type diamond semiconductor device, a bipolar diamond semiconductor device, a diamond diode device, a diamond power radio frequency (RF) attenuator or a diamond light emitting diode/laser diode (LED). A method for manufacturing a carbon semiconductor device comprises the following steps: providing a substrate; forming an insulating carbon region on the substrate; forming a plurality of conductive carbon regions containing graphene, and forming at least a portion of the graphene in the insulating carbon region; wherein the conductive carbon regions are spaced apart from each other. The manufacturing method as described in claim 11, wherein the insulating carbonaceous region is formed by an undoped single crystal diamond or an undoped polycrystalline diamond.

Images