[go: up one dir, main page]

TWI819313B - Circuit board and method for manufacturing the same - Google Patents

Circuit board and method for manufacturing the same Download PDF

Info

Publication number
TWI819313B
TWI819313B TW110119908A TW110119908A TWI819313B TW I819313 B TWI819313 B TW I819313B TW 110119908 A TW110119908 A TW 110119908A TW 110119908 A TW110119908 A TW 110119908A TW I819313 B TWI819313 B TW I819313B
Authority
TW
Taiwan
Prior art keywords
layer
groove
conductor
circuit
conductive
Prior art date
Application number
TW110119908A
Other languages
Chinese (zh)
Other versions
TW202247731A (en
Inventor
李成佳
楊梅
Original Assignee
大陸商宏啟勝精密電子(秦皇島)有限公司
大陸商鵬鼎控股(深圳)股份有限公司
鵬鼎科技股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 大陸商宏啟勝精密電子(秦皇島)有限公司, 大陸商鵬鼎控股(深圳)股份有限公司, 鵬鼎科技股份有限公司 filed Critical 大陸商宏啟勝精密電子(秦皇島)有限公司
Publication of TW202247731A publication Critical patent/TW202247731A/en
Application granted granted Critical
Publication of TWI819313B publication Critical patent/TWI819313B/en

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0296Conductive pattern lay-out details not covered by sub groups H05K1/02 - H05K1/0295
    • H05K1/0298Multilayer circuits
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4644Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Diaphragms For Electromechanical Transducers (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

A circuit board includes a wiring board which includes a substrate layer, a first conductive wiring layer, a second conductive wiring layer, a first conductor layer, a first insulation layer, and a second conductor layer. The first and second conductive wiring layers are disposed on opposite surfaces of the substrate layer. The wiring board defines a first groove penetrating through the substrate layer and the first conductive wiring layer. The second conductive wiring layer is exposed from the first groove. The first conductor is disposed in the first groove and is connected to the first and second conductive wiring layers. The first conductor layer defines a second groove, the first insulation layer is disposed in the second groove and defines a third groove. The second conductor layer is disposed in the third groove. A method for manufacturing the circuit board is further disclosed.

Description

電路板及其製作方法Circuit board and method of making the same

本申請涉及電路電子技術領域,尤其涉及一種電路板及其製作方法。The present application relates to the field of circuit electronics technology, and in particular to a circuit board and a manufacturing method thereof.

為滿足電子產品高集成度、小型化的發展需要,電路板也朝著輕薄化和小型化的趨勢發展。現有一種解決方案是設計多層電路板。然而,隨著導體層的增加,電路板的厚度增加。In order to meet the development needs of high integration and miniaturization of electronic products, circuit boards are also developing towards the trend of thinning, lightness and miniaturization. One existing solution is to design multi-layer circuit boards. However, as the conductor layers are added, the thickness of the circuit board increases.

有鑑於此,有必要提供一種能夠解決上述技術問題的電路板及其製作方法。In view of this, it is necessary to provide a circuit board and a manufacturing method thereof that can solve the above technical problems.

本申請提供一種電路板,包括電路基板。所述電路基板包括基材層、第一導電線路層、第二導電線路層、第一導體層、第一絕緣層和第二導體層。所述第一導電線路層和所述第二導電線路層設置於所述基材層相對的兩表面,所述電路基板設有貫通所述基材層和所述第一導電線路層的第一凹槽,所述第二導電線路層從所述第一凹槽露出,所述第一導體層設置於所述第一凹槽中並與所述第一導電線路層和所述第二導電線路層相連接,所述第一導體層開設有第二凹槽,所述第一絕緣層設置於所述第二凹槽中並開設有第三凹槽,所述第二導體層設置於所述第三凹槽中。This application provides a circuit board, including a circuit substrate. The circuit substrate includes a base material layer, a first conductive circuit layer, a second conductive circuit layer, a first conductor layer, a first insulating layer and a second conductor layer. The first conductive circuit layer and the second conductive circuit layer are provided on two opposite surfaces of the base material layer, and the circuit substrate is provided with a first conductive circuit layer penetrating the base material layer and the first conductive circuit layer. Groove, the second conductive circuit layer is exposed from the first groove, the first conductor layer is disposed in the first groove and connected with the first conductive circuit layer and the second conductive circuit The layers are connected, the first conductor layer is provided with a second groove, the first insulating layer is provided in the second groove and has a third groove, the second conductor layer is provided in the in the third groove.

本申請還提供一種電路板的製作方法,包括以下步驟: 提供雙面覆銅板,所述雙面覆銅板包括基材層和設置於所述基材層相對的兩表面上的第一銅箔層和第二銅箔層; 在所述雙面覆蓋板上形成第一凹槽。所述第一凹槽貫通所述基材層和所述第一銅箔層,且部分所述第二銅箔層從所述第一凹槽中露出; 在所述第一凹槽中填充第一導電材料,並去除部分第一導電材料形成第二凹槽,以得到第一導體層; 在所述第二凹槽中填充第一絕緣材料,並去除部分第一絕緣材料形成第三凹槽,得到第一絕緣層; 在所述第三凹槽中填充第二導電材料,並去除部分第二導電材料形成第四凹槽,得到第二導體層; 在所述第四凹槽中填充第二絕緣材料,並去除部分第二絕緣材料形成第五凹槽,得到第二絕緣層; 在所述第五凹槽中填充第三導電材料,得到第三導體層; 在所述第一銅箔層和第二銅箔層上進行線路製作,形成第一導電線路層和第二導電線路層,得到電路基板。 This application also provides a method for manufacturing a circuit board, which includes the following steps: A double-sided copper clad laminate is provided, the double-sided copper clad laminate comprising a base material layer and a first copper foil layer and a second copper foil layer disposed on two opposite surfaces of the base material layer; A first groove is formed on the double-sided cover plate. The first groove penetrates the base material layer and the first copper foil layer, and part of the second copper foil layer is exposed from the first groove; Fill the first groove with a first conductive material, and remove part of the first conductive material to form a second groove to obtain a first conductor layer; Fill the second groove with a first insulating material, and remove part of the first insulating material to form a third groove to obtain a first insulating layer; Fill the third groove with a second conductive material, and remove part of the second conductive material to form a fourth groove to obtain a second conductor layer; Fill the fourth groove with a second insulating material, and remove part of the second insulating material to form a fifth groove to obtain a second insulating layer; Fill the fifth groove with a third conductive material to obtain a third conductor layer; Conduct circuit fabrication on the first copper foil layer and the second copper foil layer to form a first conductive circuit layer and a second conductive circuit layer to obtain a circuit substrate.

本申請電路板及其製作方法,通過在雙面電路基板上開設第一凹槽,並在第一凹槽中設置多個導體層,使得該雙面電路基板具有多層電路基板的功效,降低了電路基板的厚度,有利於薄型化。The circuit board and its manufacturing method of the present application, by opening a first groove on the double-sided circuit substrate and arranging a plurality of conductor layers in the first groove, make the double-sided circuit substrate have the effect of a multi-layer circuit substrate and reduce the cost of the circuit board. The thickness of the circuit board is conducive to thinning.

下面將對本發明實施方式中的技術方案進行清楚、完整地描述,顯然,所描述的實施方式僅僅是本發明一部分實施方式,而不是全部的實施方式。基於本發明中的實施方式,本領域普通技術人員在沒有付出創造性勞動前提下所獲得的所有其他實施方式,都屬於本發明保護的範圍。The technical solutions in the embodiments of the present invention will be clearly and completely described below. Obviously, the described embodiments are only some of the embodiments of the present invention, not all of them. Based on the embodiments of the present invention, all other embodiments obtained by those of ordinary skill in the art without creative efforts fall within the scope of protection of the present invention.

需要說明的是,除非另有定義,本文所使用的所有的技術和科學術語與屬於本發明的技術領域的技術人員通常理解的含義相同。在本發明實施方式中使用的術語是僅僅出於描述特定實施方式的目的,而非旨在限制本發明。It should be noted that, unless otherwise defined, all technical and scientific terms used herein have the same meanings as commonly understood by those skilled in the technical field belonging to the present invention. The terminology used in the embodiments of the present invention is for the purpose of describing particular embodiments only and is not intended to limit the present invention.

本申請一實施方式提供一種電路板的製作方法,其包括以下步驟。An embodiment of the present application provides a method for manufacturing a circuit board, which includes the following steps.

步驟S1,請參閱圖1,提供雙面覆銅板10。所述雙面覆銅板10包括基材層11和設置於所述基材層11相對的兩表面上的第一銅箔層13和第二銅箔層14。In step S1, please refer to Figure 1 to provide a double-sided copper clad board 10. The double-sided copper-clad laminate 10 includes a base material layer 11 and a first copper foil layer 13 and a second copper foil layer 14 disposed on two opposite surfaces of the base material layer 11 .

在一些實施方式中,所述基材層11的材質選自聚醯亞胺(polyimide,PI)、聚對苯二甲酸乙二醇酯(polyethylene terephthalate,PET)、聚萘二甲酸乙二醇酯(polyethylene naphthalate,PEN)、聚乙烯(polyethylene,PE)中至少一種。In some embodiments, the material of the base material layer 11 is selected from the group consisting of polyimide (PI), polyethylene terephthalate (PET), and polyethylene naphthalate. At least one of polyethylene naphthalate (PEN) and polyethylene (PE).

步驟S2,請參閱圖2,在所述雙面覆銅板10上形成第一凹槽101。所述第一凹槽101貫通所述基材層11和所述第一銅箔層13,且部分所述第二銅箔層14從所述第一凹槽101中露出。本實施方式中,通過鐳射切割方式去除部分第一銅箔層13和部分基材層11,以形成所述第一凹槽101。在其他實施方式中,還可通過其他方式去除部分第一銅箔層13和部分基材層11。In step S2, please refer to FIG. 2 to form a first groove 101 on the double-sided copper clad board 10. The first groove 101 penetrates the base material layer 11 and the first copper foil layer 13 , and part of the second copper foil layer 14 is exposed from the first groove 101 . In this embodiment, a portion of the first copper foil layer 13 and a portion of the base material layer 11 are removed by laser cutting to form the first groove 101 . In other embodiments, part of the first copper foil layer 13 and part of the base material layer 11 may also be removed through other methods.

在一些實施方式中,所述第一凹槽101的截面形狀為U形。In some embodiments, the cross-sectional shape of the first groove 101 is U-shaped.

步驟S3,請參閱圖3,在所述第一凹槽101中填充第一導電材料20。所述第一導電材料20完全填滿所述第一凹槽101。本實施方式中,通過印刷方式將第一導電材料20填充於第一凹槽101中。在其他實施方式中,還可以通過其他方式將第一導電材料20填充於所述第一凹槽101中。Step S3, please refer to FIG. 3 , filling the first groove 101 with the first conductive material 20 . The first conductive material 20 completely fills the first groove 101 . In this embodiment, the first conductive material 20 is filled into the first groove 101 by printing. In other embodiments, the first conductive material 20 can be filled in the first groove 101 in other ways.

步驟S4,請參閱圖4,去除部分第一導電材料20形成第二凹槽21,以得到第一導體層22。去除了部分的第一導電材料20作為所述第一導體層22,被去除的部分第一導電材料20所在空間作為所述第二凹槽21。本實施方式中,通過鐳射切割方式去除部分第一導電材料20。在其他實施方式中,還可以採用其他方式去除部分第一導電材料20。In step S4, please refer to FIG. 4, part of the first conductive material 20 is removed to form the second groove 21, so as to obtain the first conductor layer 22. The removed portion of the first conductive material 20 serves as the first conductor layer 22 , and the space where the removed portion of the first conductive material 20 resides serves as the second groove 21 . In this embodiment, part of the first conductive material 20 is removed by laser cutting. In other embodiments, other methods may be used to remove part of the first conductive material 20 .

在一些實施方式中,所述第二凹槽21的截面形狀為U形,即,所述第一導體層22的截面形狀為U形。In some embodiments, the cross-sectional shape of the second groove 21 is U-shaped, that is, the cross-sectional shape of the first conductor layer 22 is U-shaped.

步驟S5,請參閱圖5,在所述第二凹槽21中填充第一絕緣材料30。所述第一絕緣材料30填滿所述第二凹槽21。本實施方式中,通過印刷方式將所述第一絕緣材料30填充於所述第二凹槽21中。Step S5 , please refer to FIG. 5 , filling the first insulating material 30 in the second groove 21 . The first insulating material 30 fills the second groove 21 . In this embodiment, the first insulating material 30 is filled into the second groove 21 by printing.

步驟S6,請參閱圖6,去除部分第一絕緣材料30形成第三凹槽31,得到第一絕緣層32。去除了部分的的第一絕緣材料30作為所述第一絕緣層32,被去除的部分第一絕緣材料30所在空間作為所述第三凹槽31。本實施方式中,通過鐳射切割方式去除部分第一絕緣材料30。In step S6 , please refer to FIG. 6 , part of the first insulating material 30 is removed to form a third groove 31 to obtain the first insulating layer 32 . The removed portion of the first insulating material 30 serves as the first insulating layer 32 , and the space where the removed portion of the first insulating material 30 is located serves as the third groove 31 . In this embodiment, part of the first insulating material 30 is removed by laser cutting.

在一些實施方式中,所述第三凹槽31的截面形狀為U形,即所述第一絕緣層32的截面形狀為U形。In some embodiments, the cross-sectional shape of the third groove 31 is U-shaped, that is, the cross-sectional shape of the first insulating layer 32 is U-shaped.

步驟S7,請參閱圖7,在所述第三凹槽31中填充第二導電材料40。所述第二導電材料40填滿所述第三凹槽31。本實施方式中,通過印刷方式將所述第二導電材料40填充於所述第三凹槽31中。Step S7, please refer to FIG. 7, filling the third groove 31 with the second conductive material 40. The second conductive material 40 fills the third groove 31 . In this embodiment, the second conductive material 40 is filled into the third groove 31 by printing.

步驟S8,請參閱圖8,去除部分第二導電材料40形成第四凹槽41,得到第二導體層42。去除了部分的第二導電材料40作為所述第二導體層42,被去除的部分第二導電材料40所在空間作為所述第四凹槽41。本實施方式中,通過鐳射切割方式去除部分第二導電材料40。In step S8 , please refer to FIG. 8 , part of the second conductive material 40 is removed to form a fourth groove 41 to obtain a second conductor layer 42 . The removed portion of the second conductive material 40 serves as the second conductor layer 42 , and the space where the removed portion of the second conductive material 40 is located serves as the fourth groove 41 . In this embodiment, part of the second conductive material 40 is removed by laser cutting.

在一些實施方式中,所述第四凹槽41的截面形狀為U形,即,所述第二導體層42的截面形狀為U形。In some embodiments, the cross-sectional shape of the fourth groove 41 is U-shaped, that is, the cross-sectional shape of the second conductor layer 42 is U-shaped.

步驟S9,請參閱圖9,在所述第四凹槽41中填充第二絕緣材料50。所述第二絕緣材料50填滿所述第四凹槽41。本實施方式中,通過印刷方式將所述第二絕緣材料50填充於所述第四凹槽41中。In step S9 , please refer to FIG. 9 , filling the fourth groove 41 with the second insulating material 50 . The second insulating material 50 fills the fourth groove 41 . In this embodiment, the second insulating material 50 is filled into the fourth groove 41 by printing.

步驟S10,請參閱圖10,去除部分第二絕緣材料50形成第五凹槽51,得到第二絕緣層52。去除了部分的第二絕緣材料50作為所述第二絕緣層52,被去除的部分第二絕緣材料50所在空間作為所述第五凹槽51。本實施方式中,通過鐳射切割方式去除部分第二絕緣材料50。In step S10 , please refer to FIG. 10 , part of the second insulating material 50 is removed to form a fifth groove 51 to obtain a second insulating layer 52 . The removed portion of the second insulating material 50 serves as the second insulating layer 52 , and the space where the removed portion of the second insulating material 50 is located serves as the fifth groove 51 . In this embodiment, part of the second insulating material 50 is removed by laser cutting.

在一些實施方式中,所述第五凹槽51的截面形狀為U形,即,所述第二絕緣層52的截面形狀為U形。In some embodiments, the cross-sectional shape of the fifth groove 51 is U-shaped, that is, the cross-sectional shape of the second insulating layer 52 is U-shaped.

步驟S11,請參閱圖11,在所述第五凹槽51中填充第三導電材料,得到第三導體層60。填充在所述第五凹槽51中的第三導電材料固化後,形成所述第三導體層60。本實施方式中,通過印刷方式將所述第三導電材料填充於所述第五凹槽51中。In step S11 , please refer to FIG. 11 , filling the fifth groove 51 with a third conductive material to obtain a third conductor layer 60 . After the third conductive material filled in the fifth groove 51 is solidified, the third conductor layer 60 is formed. In this embodiment, the third conductive material is filled into the fifth groove 51 by printing.

所述第三導體層60大致位於所述第一凹槽101的中心位置。所述第三導體層60的截面形狀大致為矩形。所述第一導體層22的二側壁分別與第一銅箔層13相連接,所述第一導體層22的底壁與所述第二銅箔層14相連接。The third conductor layer 60 is located approximately in the center of the first groove 101 . The third conductor layer 60 has a substantially rectangular cross-sectional shape. The two side walls of the first conductor layer 22 are connected to the first copper foil layer 13 respectively, and the bottom wall of the first conductor layer 22 is connected to the second copper foil layer 14 .

所述第一導體層22具有露出於所述雙面覆銅板10外的暴露面221,所述第一絕緣層32具有露出於所述雙面覆銅板10外的暴露面321,所述第二導體層42具有露出於所述雙面覆銅板10外的暴露面421,所述第二絕緣層52具有露出於所述雙面覆銅板10外的暴露面521,所述第三導體層60具有露出於所述雙面覆銅板10外的暴露面61,其中,各個暴露面均與所述第一銅箔層13背離所述基材層11的表面相平齊。The first conductor layer 22 has an exposed surface 221 exposed outside the double-sided copper clad laminate 10 , the first insulating layer 32 has an exposed surface 321 exposed outside the double-sided copper clad laminate 10 , and the second The conductor layer 42 has an exposed surface 421 exposed outside the double-sided copper clad laminate 10 , the second insulating layer 52 has an exposed surface 521 exposed outside the double-sided copper clad laminate 10 , and the third conductor layer 60 has The exposed surfaces 61 exposed outside the double-sided copper clad laminate 10 are flush with the surface of the first copper foil layer 13 away from the base material layer 11 .

在一些實施方式中,所述第一導電材料20、所述第二導電材料40以及所述第三導電材料均選自導電銅膏或導電銀膏中的至少一種。In some embodiments, the first conductive material 20 , the second conductive material 40 and the third conductive material are selected from at least one of conductive copper paste or conductive silver paste.

在一些實施方式中,所述第一絕緣材料30、所述第二絕緣材料50均選用高頻材料,例如液晶高分子聚合物(liquid crystal polymer,LCP)、聚四氟乙烯(polytetrafluoroethylene,PTFE)、聚醚醚酮(poly-ether-ether-ketone,PEEK)、聚苯醚(polyphenylene oxide,PPO)等。In some embodiments, the first insulating material 30 and the second insulating material 50 are both made of high-frequency materials, such as liquid crystal polymer (LCP), polytetrafluoroethylene (PTFE) , polyetheretherketone (poly-ether-ether-ketone, PEEK), polyphenylene oxide (polyphenylene oxide, PPO), etc.

可以理解的是,位於所述第一凹槽101中的導體層的數量可根據實際需要設置,相鄰導體層之間通過絕緣層隔離。It can be understood that the number of conductor layers located in the first groove 101 can be set according to actual needs, and adjacent conductor layers are separated by an insulating layer.

步驟S12,請參閱圖12,在所述第一銅箔層13和第二銅箔層14上進行線路製作,形成第一導電線路層131和第二導電線路層141,得到電路基板100。Step S12, please refer to FIG. 12. Circuit fabrication is performed on the first copper foil layer 13 and the second copper foil layer 14 to form a first conductive circuit layer 131 and a second conductive circuit layer 141, thereby obtaining the circuit substrate 100.

所述第一導電線路層131與位於所述第一凹槽101中所述第一導體層22的二側壁相連接,所述第二導電線路層141與所述第一導體層22的底壁相連接。The first conductive circuit layer 131 is connected to the two side walls of the first conductor layer 22 located in the first groove 101, and the second conductive circuit layer 141 is connected to the bottom wall of the first conductor layer 22. connected.

本實施方式中,通過影像轉移技術在所述第一銅箔層13和第二銅箔層14上進行線路製作。In this embodiment, circuit production is performed on the first copper foil layer 13 and the second copper foil layer 14 through image transfer technology.

請參閱圖13a,在一些實施方式中,所述電路基板100還包括形成在所述第一導體層22、所述第二導體層42以及所述第三導體層60中至少二者的暴露面上的導電層110,以連接相應的導體層。如圖13a所示,所述導電層110形成在所述第一導體層22、所述第一絕緣層32、所述第二導體層42的暴露面上,以連接所述第一導體層22和所述第二導體層42。如圖13b所示,所述導電層110形成在所述第二導體層42、所述第二絕緣層52以及所述第三導體層60的暴露面上,以連接所述第二導體層42和所述第三導體層60。如圖13c所示,所述導電層110形成在所述第一導體層22、所述第一絕緣層32、所述第二導體層42、所述第二絕緣層52以及所述第三導體層60的暴露面上,以連接所述第一導體層22、所述第二導體層42和所述第三導體層60。Referring to FIG. 13a, in some embodiments, the circuit substrate 100 further includes exposed surfaces formed on at least two of the first conductor layer 22, the second conductor layer 42, and the third conductor layer 60. conductive layer 110 on the conductor layer 110 to connect the corresponding conductor layer. As shown in FIG. 13a , the conductive layer 110 is formed on the exposed surfaces of the first conductor layer 22 , the first insulating layer 32 , and the second conductor layer 42 to connect the first conductor layer 22 and the second conductor layer 42. As shown in FIG. 13b , the conductive layer 110 is formed on the exposed surfaces of the second conductor layer 42 , the second insulating layer 52 and the third conductor layer 60 to connect the second conductor layer 42 and the third conductor layer 60 . As shown in FIG. 13c , the conductive layer 110 is formed on the first conductor layer 22 , the first insulating layer 32 , the second conductor layer 42 , the second insulating layer 52 and the third conductor. The exposed surface of the layer 60 is connected to the first conductor layer 22 , the second conductor layer 42 and the third conductor layer 60 .

步驟S13,請參閱圖14,在所述第一導電線路層131、所述第一導體層22、所述第二導體層42以及所述第三導體層60背離所述第二導電線路層141的表面形成圖案化的金屬層70。Step S13, please refer to FIG. 14, when the first conductive circuit layer 131, the first conductor layer 22, the second conductor layer 42 and the third conductor layer 60 are away from the second conductive circuit layer 141 A patterned metal layer 70 is formed on the surface.

圖案化的金屬層70包括間隔設置的多個連接墊71,每個連接墊71設置於相應的第一導電線路層131、所述第一導體層22、所述第二導體層42以及所述第三導體層60。本實施方式中,所述金屬層70的材料為錫。The patterned metal layer 70 includes a plurality of connection pads 71 arranged at intervals, and each connection pad 71 is provided on the corresponding first conductive circuit layer 131 , the first conductor layer 22 , the second conductor layer 42 and the Third conductor layer 60. In this embodiment, the material of the metal layer 70 is tin.

步驟S14,請參閱圖15,在所述第一導電線路層131的線路間隙和相鄰連接墊71之間的間隙中填充絕緣材料形成第三絕緣層80,並在所述第二導電線路層141背離所述第一導電線路層131的一側覆蓋一覆蓋膜90,得到層疊結構200。本實施方式中,通過印刷方式將絕緣材料填充於第一導電線路層131的線路間隙和圖案化的金屬層70的間隙中。Step S14, please refer to FIG. 15, filling the insulating material in the gap between the line gaps of the first conductive line layer 131 and the adjacent connection pads 71 to form a third insulating layer 80, and forming a third insulating layer 80 in the second conductive line layer 131. The side of 141 facing away from the first conductive circuit layer 131 is covered with a covering film 90 to obtain a laminated structure 200 . In this embodiment, the insulating material is filled in the circuit gaps of the first conductive circuit layer 131 and the gaps of the patterned metal layer 70 by printing.

所述第三絕緣層80的材質選自LCP、PTFE、PEEK、PPO中的至少一種。The third insulating layer 80 is made of at least one material selected from LCP, PTFE, PEEK, and PPO.

步驟S15,請參閱圖16,提供另一層疊結構200,並將該另一層疊結構200對接在所述金屬層70背離所述基材層11的一側,得到電路板300。二覆蓋膜90位於所述電路板100的外側。Step S15 , please refer to FIG. 16 , provide another laminated structure 200 , and connect the other laminated structure 200 to the side of the metal layer 70 away from the base material layer 11 to obtain a circuit board 300 . Two covering films 90 are located outside the circuit board 100 .

二層疊結構200中,二第一導體層22的位置相對應並通過相應的連接墊71相連接,二第二導體層42的位置相對應並通過相應的連接墊71相連接,二第三導體層60的位置相對應並通過相應的連接墊71相連接,從而形成“回”型傳輸線。In the two-layer structure 200, the two first conductor layers 22 are in corresponding positions and are connected through corresponding connection pads 71, the two second conductor layers 42 are in corresponding positions and are connected through corresponding connection pads 71, and the two third conductor layers are in corresponding positions and are connected through corresponding connection pads 71. The layers 60 are positioned correspondingly and connected through corresponding connection pads 71 to form a "loop" type transmission line.

在一些實施方式中,所述第一導體層22、所述第二導體層42、所述第三導體層60同軸設置,所述第三導體層60為高頻傳輸線,所述第二導體層42為遮罩層,所述第一導體層22為傳輸線或電源線。相連接的二第二導體層42環繞相連接的二第三導體層60設置,形成全包覆遮罩。In some embodiments, the first conductor layer 22, the second conductor layer 42, and the third conductor layer 60 are coaxially arranged, the third conductor layer 60 is a high-frequency transmission line, and the second conductor layer 42 is a mask layer, and the first conductor layer 22 is a transmission line or a power line. The two connected second conductor layers 42 are arranged around the two connected third conductor layers 60 to form a full coverage mask.

在另一些實施方式中,所述第二導體層42為傳輸線,所述第一導體層22為遮罩層,使得所述電路板300中具有二獨立的傳輸線,互不干擾。In other embodiments, the second conductor layer 42 is a transmission line, and the first conductor layer 22 is a mask layer, so that the circuit board 300 has two independent transmission lines without interfering with each other.

請再次參閱圖16,本申請一實施方式提供一種電路板300,包括二電路基板100以及設置於二電路基板100之間的金屬層70以及第三絕緣層80。Please refer to FIG. 16 again. An embodiment of the present application provides a circuit board 300 including two circuit substrates 100 and a metal layer 70 and a third insulating layer 80 disposed between the two circuit substrates 100 .

每個電路基板100包括基材層11、第一導電線路層131、第二導電線路層141、第一導體層22、第一絕緣層32、第二導體層42、第二絕緣層52以及第三導體層60。所述第一導電線路層131和所述第二導電線路層141分別設置於所述基材層11相對的兩表面上。所述電路基板100開設有第一凹槽101,所述第一凹槽101貫通所述基材層11和所述第一導電線路層131,所述第二導電線路層141從所述第一凹槽101露出。Each circuit substrate 100 includes a base material layer 11, a first conductive circuit layer 131, a second conductive circuit layer 141, a first conductor layer 22, a first insulating layer 32, a second conductive layer 42, a second insulating layer 52 and a third Three conductor layers 60. The first conductive circuit layer 131 and the second conductive circuit layer 141 are respectively disposed on two opposite surfaces of the base material layer 11 . The circuit substrate 100 is provided with a first groove 101 that penetrates the base material layer 11 and the first conductive circuit layer 131. The second conductive circuit layer 141 is formed from the first conductive circuit layer 131. Groove 101 is exposed.

所述第一導體層22設置於所述第一凹槽101中,並與所述第一導電線路層131和所述第二導電線路層141相連接。所述第一導體層22開設有第二凹槽21,所述第一絕緣層32設置於所述第二凹槽21中。所述第一絕緣層32開設有第三凹槽31,所述第二導體層42設置於所述第三凹槽31中。所述第二導體層42開設有第四凹槽41,所述第二絕緣層52設置於所述第四凹槽41中。所述第二絕緣層52開設有第五凹槽51,所述第三導體層60設置於所述第五凹槽51中。The first conductor layer 22 is disposed in the first groove 101 and connected to the first conductive circuit layer 131 and the second conductive circuit layer 141 . The first conductor layer 22 has a second groove 21 , and the first insulating layer 32 is disposed in the second groove 21 . The first insulating layer 32 has a third groove 31 , and the second conductor layer 42 is disposed in the third groove 31 . The second conductor layer 42 has a fourth groove 41 , and the second insulating layer 52 is disposed in the fourth groove 41 . The second insulating layer 52 has a fifth groove 51 , and the third conductor layer 60 is disposed in the fifth groove 51 .

在一些實施方式中,所述第一凹槽101、所述第一導體層22、所述第二凹槽21、所述第一絕緣層32、所述第三凹槽31、所述第二導體層42、所述第四凹槽41、所述第二絕緣層52以及所述第五凹槽51的截面形狀均為U形,所述第三導體層60的截面形狀為矩形。In some embodiments, the first groove 101, the first conductor layer 22, the second groove 21, the first insulating layer 32, the third groove 31, the second The conductor layer 42 , the fourth groove 41 , the second insulating layer 52 and the fifth groove 51 all have a U-shaped cross-section, and the third conductor layer 60 has a rectangular cross-section.

所述第一導體層22具有露出於所述電路基板100外的暴露面221,所述第一絕緣層32具有露出於所述電路基板100外的暴露面321,所述第二導體層42具有露出於所述電路基板100外的暴露面421,所述第二絕緣層52具有露出於所述電路基板100外的暴露面521,所述第三導體層60具有露出於所述電路基板100外的暴露面61,其中,各個暴露面均與所述第一導電線路層131背離所述基材層11的表面相平齊。The first conductor layer 22 has an exposed surface 221 exposed outside the circuit substrate 100 , the first insulating layer 32 has an exposed surface 321 exposed outside the circuit substrate 100 , and the second conductor layer 42 has The second insulating layer 52 has an exposed surface 421 exposed outside the circuit substrate 100 , and the third conductor layer 60 has an exposed surface 421 exposed outside the circuit substrate 100 . The exposed surfaces 61 are flush with the surface of the first conductive circuit layer 131 facing away from the base material layer 11 .

所述金屬層70包括間隔設置的多個連接墊71,每個連接墊71設置於相應的第一導電線路層131、所述第一導體層22、所述第二導體層42以及所述第三導體層60的暴露面上。The metal layer 70 includes a plurality of connection pads 71 arranged at intervals, and each connection pad 71 is provided on the corresponding first conductive circuit layer 131 , the first conductor layer 22 , the second conductor layer 42 and the second conductor layer 42 . The exposed surface of the three-conductor layer 60 .

所述第三絕緣層80填充於所述第一導電線路層131的線路間隙和相鄰連接墊71之間的間隙中。The third insulating layer 80 is filled in the circuit gap of the first conductive circuit layer 131 and the gap between adjacent connection pads 71 .

二電路基板100中,二第一導體層22的位置相對應並通過相應的連接墊71相連接,二第二導體層42的位置相對應並通過相應的連接墊71相連接,二第三導體層60的位置相對應並通過相應的連接墊71相連接,從而形成“回”型傳輸線。In the two circuit substrates 100 , the two first conductor layers 22 are in corresponding positions and are connected through corresponding connection pads 71 , the two second conductor layers 42 are in corresponding positions and are connected through corresponding connection pads 71 , and the two third conductor layers are in corresponding positions and are connected through corresponding connection pads 71 . The layers 60 are positioned correspondingly and connected through corresponding connection pads 71 to form a "loop" type transmission line.

所述電路板300相對的二表面設置有覆蓋膜90。所述覆蓋膜90包括層疊設置的膠粘層91和覆蓋層92。所述膠粘層91覆蓋所述第二導電線路層141。所述膠粘層91的材質為常用膠粘劑,所述覆蓋層的材料為PET。Covering films 90 are provided on two opposite surfaces of the circuit board 300 . The cover film 90 includes an adhesive layer 91 and a cover layer 92 arranged in a stack. The adhesive layer 91 covers the second conductive circuit layer 141 . The adhesive layer 91 is made of a common adhesive, and the covering layer is made of PET.

本申請提供的電路板300及其製作方法,通過在雙面電路基板上開設第一凹槽101,並在第一凹槽101中設置多個導體層,使得該雙面電路基板具有多層電路基板的功效,降低了電路基板的厚度,有利於薄型化。The circuit board 300 and its manufacturing method provided by this application are by opening a first groove 101 on the double-sided circuit substrate and arranging multiple conductor layers in the first groove 101, so that the double-sided circuit substrate has a multi-layer circuit substrate. The effect is to reduce the thickness of the circuit substrate, which is conducive to thinning.

另外,本領域技術人員還可在本發明精神內做其它變化,當然,這些依據本發明精神所做的變化,都應包含在本發明所要求保護的範圍內。In addition, those skilled in the art can also make other changes within the spirit of the present invention. Of course, these changes made based on the spirit of the present invention should be included in the scope of protection claimed by the present invention.

10:雙面覆銅板 11:基材層 13:第一銅箔層 14:第二銅箔層 101:第一凹槽 20:第一導電材料 21:第二凹槽 22:第一導體層 30:第一絕緣材料 31:第三凹槽 32:第一絕緣層 40:第二導電材料 41:第四凹槽 42:第二導體層 50:第二絕緣材料 51:第五凹槽 52:第二絕緣層 60:第三導體層 221、321、421、521、61:暴露面 131:第一導電線路層 141:第二導電線路層 110:導電層 70:金屬層 71:連接墊 80:第三絕緣層 90:覆蓋膜 200:層疊結構 91:膠粘層 92:覆蓋層 300:電路板 100:電路基板 10:Double-sided copper clad laminate 11:Substrate layer 13: First copper foil layer 14: Second copper foil layer 101: First groove 20: First conductive material 21: Second groove 22: First conductor layer 30:The first insulating material 31:Third groove 32: First insulation layer 40: Second conductive material 41:Fourth groove 42: Second conductor layer 50: Second insulation material 51:Fifth groove 52: Second insulation layer 60:Third conductor layer 221, 321, 421, 521, 61: exposed surface 131: First conductive circuit layer 141: Second conductive circuit layer 110: Conductive layer 70:Metal layer 71:Connection pad 80:Third insulation layer 90: Covering film 200:Laminated structure 91: Adhesive layer 92: Covering layer 300:Circuit board 100:Circuit substrate

圖1為本申請一實施方式提供的雙面覆銅板的截面圖。Figure 1 is a cross-sectional view of a double-sided copper-clad laminate provided by an embodiment of the present application.

圖2為在圖1所示雙面覆銅板上形成凹槽後的截面圖。Figure 2 is a cross-sectional view after forming grooves on the double-sided copper-clad board shown in Figure 1.

圖3為在圖2所示凹槽中形成第一導電材料後的截面圖。FIG. 3 is a cross-sectional view after forming the first conductive material in the groove shown in FIG. 2 .

圖4為去除圖3所示部分第一導電材料形成第一導體層後的截面圖。FIG. 4 is a cross-sectional view after removing part of the first conductive material shown in FIG. 3 to form a first conductor layer.

圖5為在圖4所示第一導體層上形成第一絕緣材料後的截面圖。FIG. 5 is a cross-sectional view after forming the first insulating material on the first conductor layer shown in FIG. 4 .

圖6為去除圖5所示部分絕緣材上形成第一絕緣層後的截面圖。FIG. 6 is a cross-sectional view after removing the first insulating layer formed on the part of the insulating material shown in FIG. 5 .

圖7為在圖6所示第一絕緣層上形成第一導電材料後的截面圖。FIG. 7 is a cross-sectional view after forming the first conductive material on the first insulating layer shown in FIG. 6 .

圖8為去除圖7所示部分第一導電材料形成第二導體層後的截面圖。FIG. 8 is a cross-sectional view after removing part of the first conductive material shown in FIG. 7 to form a second conductor layer.

圖9為在第二導體層上形成第一絕緣材料後的截面圖。Figure 9 is a cross-sectional view after forming the first insulating material on the second conductor layer.

圖10為去除圖9所示部分第一絕緣材料形成第二絕緣層後的截面圖。FIG. 10 is a cross-sectional view after removing part of the first insulating material shown in FIG. 9 to form a second insulating layer.

圖11為在圖10所示第二絕緣層上形成第三導體層後的截面示意圖。FIG. 11 is a schematic cross-sectional view after forming a third conductor layer on the second insulating layer shown in FIG. 10 .

圖12為對圖11所示結構進行線路製作後的截面示意圖。Figure 12 is a schematic cross-sectional view of the structure shown in Figure 11 after circuit production.

圖13a為本申請一實施方式提供的電路基板的截面示意圖。Figure 13a is a schematic cross-sectional view of a circuit substrate provided by an embodiment of the present application.

圖13b為本申請另一實施方式提供的電路基板的截面示意圖。Figure 13b is a schematic cross-sectional view of a circuit substrate provided by another embodiment of the present application.

圖13c為本申請又一實施方式提供的電路基板的截面示意圖。Figure 13c is a schematic cross-sectional view of a circuit substrate provided by another embodiment of the present application.

圖14為在圖12所示導電層的表面形成金屬層後的截面示意圖。FIG. 14 is a schematic cross-sectional view after forming a metal layer on the surface of the conductive layer shown in FIG. 12 .

圖15為在圖14所示結構上設置第三絕緣層和覆蓋膜後的截面示意圖。FIG. 15 is a schematic cross-sectional view after a third insulating layer and a cover film are provided on the structure shown in FIG. 14 .

圖16為本申請一實施方式提供的電路板的截面示意圖。Figure 16 is a schematic cross-sectional view of a circuit board provided by an embodiment of the present application.

without

11:基材層 11:Substrate layer

101:第一凹槽 101: First groove

21:第二凹槽 21: Second groove

22:第一導體層 22: First conductor layer

31:第三凹槽 31:Third groove

32:第一絕緣層 32: First insulation layer

41:第四凹槽 41:Fourth groove

42:第二導體層 42: Second conductor layer

51:第五凹槽 51:Fifth groove

52:第二絕緣層 52: Second insulation layer

60:第三導體層 60:Third conductor layer

221、321、421、521、61:暴露面 221, 321, 421, 521, 61: exposed surface

131:第一導電線路層 131: First conductive circuit layer

141:第二導電線路層 141: Second conductive circuit layer

100:電路基板 100:Circuit substrate

Claims (10)

一種電路板,其中,包括電路基板,所述電路基板包括基材層、第一導電線路層、第二導電線路層、第一導體層、第一絕緣層和第二導體層,所述第一導電線路層和所述第二導電線路層設置於所述基材層相對的兩表面,所述電路基板設有貫通所述基材層和所述第一導電線路層的第一凹槽,所述第二導電線路層從所述第一凹槽露出,所述第一導體層設置於所述第一凹槽中並與所述第一導電線路層和所述第二導電線路層相連接,所述第一導體層開設有第二凹槽,所述第一絕緣層設置於所述第二凹槽中並開設有第三凹槽,所述第二導體層設置於所述第三凹槽中。A circuit board, which includes a circuit substrate, the circuit substrate includes a base material layer, a first conductive circuit layer, a second conductive circuit layer, a first conductor layer, a first insulating layer and a second conductor layer, the first The conductive circuit layer and the second conductive circuit layer are provided on two opposite surfaces of the base material layer, and the circuit substrate is provided with a first groove penetrating the base material layer and the first conductive circuit layer, so The second conductive circuit layer is exposed from the first groove, and the first conductor layer is disposed in the first groove and connected with the first conductive circuit layer and the second conductive circuit layer, The first conductor layer is provided with a second groove, the first insulating layer is provided in the second groove and has a third groove, and the second conductor layer is provided in the third groove. middle. 如請求項1所述的電路板,其中,所述電路板還包括第二絕緣層和第三導體層,所述第二導體層開設有第四凹槽,所述第二絕緣層設置於所述第四凹槽中並開設有第五凹槽,所述第三導體層設置於所述第五凹槽中。The circuit board of claim 1, wherein the circuit board further includes a second insulating layer and a third conductor layer, the second conductor layer is provided with a fourth groove, and the second insulating layer is disposed on the A fifth groove is formed in the fourth groove, and the third conductor layer is disposed in the fifth groove. 如請求項2所述的電路板,其中,所述第一導體層、所述第一絕緣層、所述第二導體層、所述第二絕緣層、所述第三導體層均具有露出於所述電路基板外的暴露面,各個暴露面均與所述第一導電線路層背離所述基材層的表面相平齊。The circuit board of claim 2, wherein the first conductor layer, the first insulating layer, the second conductor layer, the second insulating layer, and the third conductor layer all have surfaces exposed on Each of the exposed surfaces outside the circuit substrate is flush with the surface of the first conductive circuit layer facing away from the base material layer. 如請求項2所述的電路板,其中,所述第一導體層和所述第二導體層的截面形狀均為U形,所述第三導體層的截面形狀為矩形。The circuit board according to claim 2, wherein the cross-sectional shape of the first conductor layer and the second conductor layer is U-shaped, and the cross-sectional shape of the third conductor layer is rectangular. 如請求項2所述的電路板,其中,所述第一導體層、所述第二導體層以及所述第三導體層中至少二者的暴露面上設置有導電層。The circuit board according to claim 2, wherein a conductive layer is provided on the exposed surfaces of at least two of the first conductor layer, the second conductor layer and the third conductor layer. 如請求項2所述的電路板,其中,所述電路板包括層疊設置的二所述電路基板,二電路基板中的二第一導體層、二第二導體層以及二第三導體層分別各自相連接。The circuit board according to claim 2, wherein the circuit board includes two circuit substrates arranged in a stack, and the two first conductor layers, the two second conductor layers and the two third conductor layers in the two circuit substrates are respectively connected. 如請求項6所述的電路板,其中,所述電路板還包括設置於二電路基板之間的金屬層,二第一導體層、二第二導體層以及二第三導體層均分別通過所述金屬層相連接。The circuit board of claim 6, wherein the circuit board further includes a metal layer disposed between two circuit substrates, and the two first conductor layers, the two second conductor layers and the two third conductor layers pass through the respective The metal layers are connected. 如請求項1所述的電路板,其中,所述第二導電線路層背離所述基材層的表面設置有覆蓋膜。The circuit board according to claim 1, wherein a covering film is provided on a surface of the second conductive circuit layer facing away from the base material layer. 一種如請求項1-8任一項所述的電路板的製作方法,其中,包括以下步驟: 提供雙面覆銅板,所述雙面覆銅板包括基材層和設置於所述基材層相對的兩表面上的第一銅箔層和第二銅箔層; 在所述雙面覆銅板上形成第一凹槽,所述第一凹槽貫通所述基材層和所述第一銅箔層,且部分所述第二銅箔層從所述第一凹槽中露出; 在所述第一凹槽中填充第一導電材料,並去除部分第一導電材料形成第二凹槽,得到第一導體層; 在所述第二凹槽中填充第一絕緣材料,並去除部分第一絕緣材料形成第三凹槽,得到第一絕緣層; 在所述第三凹槽中填充第二導電材料,並去除部分第二導電材料形成第四凹槽,得到第二導體層; 在所述第四凹槽中填充第二絕緣材料,並去除部分第二絕緣材料形成第五凹槽,得到第二絕緣層; 在所述第五凹槽中填充第三導電材料,得到第三導體層; 在所述第一銅箔層和第二銅箔層上進行線路製作,形成第一導電線路層和第二導電線路層,得到電路基板。 A method for manufacturing a circuit board as described in any one of claims 1-8, including the following steps: A double-sided copper clad laminate is provided, the double-sided copper clad laminate comprising a base material layer and a first copper foil layer and a second copper foil layer disposed on two opposite surfaces of the base material layer; A first groove is formed on the double-sided copper-clad board, the first groove penetrates the base material layer and the first copper foil layer, and part of the second copper foil layer is formed from the first groove. exposed in the trough; Fill the first groove with a first conductive material, and remove part of the first conductive material to form a second groove to obtain a first conductor layer; Fill the second groove with a first insulating material, and remove part of the first insulating material to form a third groove to obtain a first insulating layer; Fill the third groove with a second conductive material, and remove part of the second conductive material to form a fourth groove to obtain a second conductor layer; Fill the fourth groove with a second insulating material, and remove part of the second insulating material to form a fifth groove to obtain a second insulating layer; Fill the fifth groove with a third conductive material to obtain a third conductor layer; Conduct circuit fabrication on the first copper foil layer and the second copper foil layer to form a first conductive circuit layer and a second conductive circuit layer to obtain a circuit substrate. 如請求項9所述的製作方法,其中,還包括以下步驟: 將二電路基板對接在一起,其中二第一導體層、二第一絕緣層、二第二導體層、二第二絕緣層以及二第三導體層分別各自相連接。 The production method as described in request item 9, which also includes the following steps: The two circuit substrates are butted together, wherein the two first conductor layers, the two first insulating layers, the two second conductor layers, the two second insulating layers and the two third conductor layers are respectively connected.
TW110119908A 2021-05-28 2021-06-01 Circuit board and method for manufacturing the same TWI819313B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202110594647.1A CN115413109A (en) 2021-05-28 2021-05-28 Circuit board and manufacturing method thereof
CN202110594647.1 2021-05-28

Publications (2)

Publication Number Publication Date
TW202247731A TW202247731A (en) 2022-12-01
TWI819313B true TWI819313B (en) 2023-10-21

Family

ID=84154972

Family Applications (1)

Application Number Title Priority Date Filing Date
TW110119908A TWI819313B (en) 2021-05-28 2021-06-01 Circuit board and method for manufacturing the same

Country Status (2)

Country Link
CN (1) CN115413109A (en)
TW (1) TWI819313B (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012186377A (en) * 2011-03-07 2012-09-27 Ube Ind Ltd Method for manufacturing polyimide metal laminate
TW202031104A (en) * 2018-11-27 2020-08-16 日商日東電工股份有限公司 Wiring circuit board and manufacturing method thereof

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006310783A (en) * 2005-03-30 2006-11-09 Sanyo Electric Co Ltd Circuit device
US9113565B2 (en) * 2012-06-19 2015-08-18 Shennan Circuits Co., Ltd Method for processing printed circuit board, printed circuit board and electronic apparatus
CN103517584A (en) * 2012-06-27 2014-01-15 富葵精密组件(深圳)有限公司 Manufacturing method of multilayer circuit board
CN104349574B (en) * 2013-07-31 2018-02-02 鹏鼎控股(深圳)股份有限公司 Circuit board and preparation method thereof
CN105792501B (en) * 2014-12-23 2018-10-30 鹏鼎控股(深圳)股份有限公司 Circuit board and preparation method thereof

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012186377A (en) * 2011-03-07 2012-09-27 Ube Ind Ltd Method for manufacturing polyimide metal laminate
TW202031104A (en) * 2018-11-27 2020-08-16 日商日東電工股份有限公司 Wiring circuit board and manufacturing method thereof

Also Published As

Publication number Publication date
CN115413109A (en) 2022-11-29
TW202247731A (en) 2022-12-01

Similar Documents

Publication Publication Date Title
TWI466607B (en) Printed circuit board having buried component and method for manufacturing same
KR100534548B1 (en) Enhancement of current-carrying capacity of a multilayer circuit board
CN102548253B (en) Manufacturing method of multilayer circuit board
CN103458628B (en) Multilayer circuit board and making method thereof
CN103517582B (en) Multi-layer circuit board and its manufacturing method
US20120295403A1 (en) Fabrication method of embedded chip substrate
TWI538584B (en) Embedded high density interconnection printed circuit board and method for manufactruing same
US20110274866A1 (en) Inner substrate for manufacturing multilayer printed circuit boards
TW202017451A (en) Method of manufacturing circuit board
CN103906371A (en) Circuit board having embedded components and manufacturing method thereof
CN107484323A (en) Multi-layer flexible circuit board and manufacturing method thereof
TW201446100A (en) Printed circuit board with embedded component and method for manufacturing same
TWI442861B (en) Multilayer printed circuit board and method for manufacturing same
CN104349592B (en) Multilayer circuit board and preparation method thereof
CN106470523A (en) Flexible PCB and preparation method thereof
TWI819313B (en) Circuit board and method for manufacturing the same
TWI778356B (en) Rigid-flexible circuit board and method of manufacturing the same
TWI498055B (en) The conductive through hole structure of the circuit board
CN103906354B (en) Circuit board and method for manufacturing the same
CN114521055A (en) Embedded circuit board and method of making the same
CN110785028A (en) Manufacturing method of PCB embedded with ceramic chip and PCB
TWI830644B (en) Flexible circuit board and preparation method thereof
CN114554673B (en) Flexible circuit board and manufacturing method thereof
TWI754268B (en) Board-to-board connection structure and manufacturing method thereof
CN113395843B (en) Circuit board with offset and manufacturing method of circuit board