[go: up one dir, main page]

TWI560784B - Semiconductor device and method of forming wlcsp using wafer sections containing multiple die - Google Patents

Semiconductor device and method of forming wlcsp using wafer sections containing multiple die

Info

Publication number
TWI560784B
TWI560784B TW099123393A TW99123393A TWI560784B TW I560784 B TWI560784 B TW I560784B TW 099123393 A TW099123393 A TW 099123393A TW 99123393 A TW99123393 A TW 99123393A TW I560784 B TWI560784 B TW I560784B
Authority
TW
Taiwan
Prior art keywords
semiconductor device
containing multiple
multiple die
sections containing
wafer sections
Prior art date
Application number
TW099123393A
Other languages
Chinese (zh)
Other versions
TW201133656A (en
Inventor
Reza A Pagaila
Yaojian Lin
Original Assignee
Stats Chippac Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US12/612,938 external-priority patent/US8916452B2/en
Application filed by Stats Chippac Ltd filed Critical Stats Chippac Ltd
Publication of TW201133656A publication Critical patent/TW201133656A/en
Application granted granted Critical
Publication of TWI560784B publication Critical patent/TWI560784B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/96Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04105Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/19Manufacturing methods of high density interconnect preforms
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/20Structure, shape, material or disposition of high density interconnect preforms
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32135Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73267Layer and HDI connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • H01L2924/13091Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19041Component type being a capacitor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19042Component type being an inductor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19043Component type being a resistor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19105Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/30105Capacitance
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3025Electromagnetic shielding

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
TW099123393A 2009-11-05 2010-07-16 Semiconductor device and method of forming wlcsp using wafer sections containing multiple die TWI560784B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US12/612,938 US8916452B2 (en) 2008-11-23 2009-11-05 Semiconductor device and method of forming WLCSP using wafer sections containing multiple die

Publications (2)

Publication Number Publication Date
TW201133656A TW201133656A (en) 2011-10-01
TWI560784B true TWI560784B (en) 2016-12-01

Family

ID=46754779

Family Applications (1)

Application Number Title Priority Date Filing Date
TW099123393A TWI560784B (en) 2009-11-05 2010-07-16 Semiconductor device and method of forming wlcsp using wafer sections containing multiple die

Country Status (1)

Country Link
TW (1) TWI560784B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2013086741A1 (en) 2011-12-16 2013-06-20 Sandisk Semiconductor (Shanghai) Co., Ltd. Emi shielding and thermal dissipation for semiconductor device
US9620482B1 (en) * 2015-10-19 2017-04-11 Taiwan Semiconductor Manufacturing Company Ltd. Semiconductor device and manufacturing method thereof

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6953985B2 (en) * 2002-06-12 2005-10-11 Freescale Semiconductor, Inc. Wafer level MEMS packaging
US7157353B2 (en) * 2002-03-06 2007-01-02 Micron Technology, Inc. Method for fabricating encapsulated semiconductor components

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7157353B2 (en) * 2002-03-06 2007-01-02 Micron Technology, Inc. Method for fabricating encapsulated semiconductor components
US6953985B2 (en) * 2002-06-12 2005-10-11 Freescale Semiconductor, Inc. Wafer level MEMS packaging

Also Published As

Publication number Publication date
TW201133656A (en) 2011-10-01

Similar Documents

Publication Publication Date Title
SG10201605147WA (en) Semiconductor device and method of forming thin profile wlcsp withvertical interconnect over package footprint
TWI562242B (en) Semiconductor device and manufacturing method thereof
GB2483414B (en) Semiconductor Device and Manufacturing Method Thereof
TWI562379B (en) Semiconductor device and method for manufacturing semiconductor device
GB2486352B (en) Method of forming semiconductor film and photovoltaic device including the film
SG10201402301RA (en) Semiconductor device and method of formingpad layout for flipchip semiconductor die
HK1194861A1 (en) Semiconductor device and manufacturing method of the same
HK1213690A1 (en) Semiconductor device and method for manufacturing same
TWI562364B (en) Semiconductor device and manufacturing method thereof
SG2014010557A (en) Semiconductor device and method of bonding different sizesemiconductor die at the wafer level
TWI366875B (en) Method of manufacturing semiconductor device
EP2351804A4 (en) Temporarily fixing agent for semiconductor wafer, and process for production of semiconductor device using same
HK1203244A1 (en) Method of manufacturing semiconductor device
EP2351805A4 (en) Temporarily fixing agent for semiconductor wafer, and process for production of semiconductor device using same
SG10201700002RA (en) Semiconductor device and method of forming bond-on-leadinterconnection for mounting semiconductor die in fo-wlcsp
EP2402985A4 (en) Method of producing semiconductor device
IL222480A (en) Device and method for inspecting moving semiconductor wafers
PT2443669T (en) Semiconductor apparatus and method of fabrication for a semiconductor apparatus
TWI562243B (en) Deposition method and method for manufacturing semiconductor device
HK1159313A1 (en) Method of forming an em protected semiconductor die and semiconductor die
TWI562201B (en) Method for forming microcrystalline semiconductor film and method for manufacturing semiconductor device
HK1140586A1 (en) Method of forming an integrated semiconductor device and structure therefor
GB201121915D0 (en) Semiconductor device and manufacturing method thereof
EP2421029A4 (en) Anneal wafer, method for manufacturing anneal wafer, and method for manufacturing device
GB2488401B (en) Method of manufacturing semiconductor device structure