[go: up one dir, main page]

TWI328156B - Portable device with real time clock and reset circuit - Google Patents

Portable device with real time clock and reset circuit Download PDF

Info

Publication number
TWI328156B
TWI328156B TW95144833A TW95144833A TWI328156B TW I328156 B TWI328156 B TW I328156B TW 95144833 A TW95144833 A TW 95144833A TW 95144833 A TW95144833 A TW 95144833A TW I328156 B TWI328156 B TW I328156B
Authority
TW
Taiwan
Prior art keywords
reset
circuit
central processing
processing unit
hand
Prior art date
Application number
TW95144833A
Other languages
Chinese (zh)
Other versions
TW200825693A (en
Inventor
Hsuan Yung Chen
Original Assignee
Accton Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Accton Technology Corp filed Critical Accton Technology Corp
Priority to TW95144833A priority Critical patent/TWI328156B/en
Publication of TW200825693A publication Critical patent/TW200825693A/en
Application granted granted Critical
Publication of TWI328156B publication Critical patent/TWI328156B/en

Links

Landscapes

  • Power Sources (AREA)

Description

九、發明說明: 【發明所屬之技術領域】 本發明係有關於手持式裝置 時鐘與重置電路之手持式裝置。 【先前技術】 置内3二;=系統、手持式褒置’其系統或裝IX. INSTRUCTIONS: TECHNICAL FIELD OF THE INVENTION The present invention relates to a hand-held device for a handheld device clock and reset circuit. [Prior Art] Set inside 3 2; = system, hand-held device' its system or equipment

含-即日# _ Φ nal C°mputer,PC)主機板包 ,.里:路,其為電腦系統計算時間之依據 腦關機時’將由主機板之電池供應電源至RTC,:;電Including - 日 日# _ Φ nal C°mputer, PC) motherboard package, ..: road, which is the basis for calculating the time of the computer system. When the brain is shut down, the battery from the motherboard will be supplied with power to the RTC, :;

=確記錄時間’使系統不致於每次重新開機時,均必 須重新設定系統㈣預設時間,造成❹者困I 甘RTC之傳輸模式大多使用i2C(theinteric)方式傳輸, ”僅需要兩傳輸通道,序列資料線(SeHal以匕^ 1= True record time 'The system will not reset the system every time it is rebooted. (4) Preset time, causing the sleepy I. The transmission mode of the RTC is mostly transmitted by the i2C (theinteric) mode. "Only two transmission channels are required." , sequence data line (SeHal to 匕 ^ 1

特別是有關於具有即時 ^^^(Serial C1〇ckLlne, 序列時脈線用於傳輸時脈而序列資料 腳,用於傳送或接收資料。 又门傳輸接 RTC之時間為系統時間,故其準確度為必要考量。一 般=言’由於具有RTC電路之系統或裝置通常具有一自仏 之電源供應,故於㈣未開機時,RTC也能正確計數 當系統進行重置動作或重新啟動系統時,並不會改變兑曰内 ^之RTC時間。只有當系統或裝置喪失電源供 ^ 重新設定其RTC時間。 4而 然而’先前技術存有—問題 困擾著吾人已久 亦即 5 1328156 若中央處理器之重置動作與中央處理器内部t rtc無法 同時發生,因此,極易導致手持式系統無法正常運作了舉 例=言,參照第一圖,其顯示應用於手持式裝置之中央處 理單元(CPU) 11 〇以及電源管理單元(p。㈣Manage_In particular, there is an instant ^^^(Serial C1〇ckLlne, the serial clock line is used to transmit the clock and the sequence data pin is used to transmit or receive data. The time when the U-gate transmission is connected to the RTC is the system time, so it is accurate. Degree is a necessary consideration. General = words 'Because the system or device with RTC circuit usually has a self-power supply, when the (4) is not turned on, the RTC can also correctly count when the system performs a reset action or restarts the system. It does not change the RTC time of the system. Only when the system or device loses power to reset its RTC time. 4 However, 'previous technology exists—the problem has plagued us for a long time. 5 1328156 If the CPU The reset action cannot occur at the same time as the internal processor t rtc, so it is easy to cause the handheld system to malfunction. For example, refer to the first figure, which shows the central processing unit (CPU) applied to the handheld device. 11 〇 and power management unit (p. (4) Manage_

1^,_)120,其中,中央處理單元11〇内包含即時時 $ ( RTC )之電路’用以設定系統内部之時間。電源管理 單元120耗合中央處理單元(cpu). UG,以提 單元110所需之電源。 中央處理單元 110 之 D16 (GPI〇3〇)、R8 (Gpi〇9) 以及w 15 ( Gm4G )接腳為通用輸人輸出(Gpi〇 )接腳。 可由公用周邊匯流排(publie peHpheral _ )存取或控制。 IM6接腳透過電阻R393連接至電源管理單元i2()之輸出 接腳34 (nPW應L),此接腳34為開汲極輸出端 (Open-Drain 0utput),當手持式襞置之電池(vb Ατ )電 量過低或因過熱導致系統_ (Shutd〇wn)或移除電池蓋 時。則此接腳設為低位準,。 中央處理單元110之接腳R8連接至電源管理單元12〇 之接腳35 (nINT),電源管理單元12〇輸出接腳35作用 為表示充電缺陷(ChargeFault) <終止,或當輸出低於一 較低允許量時,則將作動至低位準。W15連接至電源開關 S17之端點2與一電阻值4·7Κ之電阻,電源開關si7之端 點1連接至電池(VB AT )。 電源管理單元12G之接腳32 (nMPU—RESET)為開 沒極重置輸出端,連接至令央處理單元ιι〇之接腳⑽ 6 1328156 3 ( GND )連接至接地線;接腳4 ( NC )為空接狀態,並 未連接任何元件。接腳!為低位準(Active L〇w)重置信 號輸出端,連接至中央處理單元11〇之接腳Ri2。 此延遲電路130其主要功能為延遲時間,當手持式裝 置之電池(VBAT)第-次放人手持式裝置時,延遲電路 130之接腳i自動延遲約2秒時間,接著,接腳】再輸出 一重置信號至中央處理單元11〇。1^, _) 120, wherein the central processing unit 11 包含 includes a circuit of instant time $ (RTC) for setting the time inside the system. The power management unit 120 consumes a central processing unit (CPU). UG to provide the power required by the unit 110. The D16 (GPI〇3〇), R8 (Gpi〇9), and w 15 (Gm4G) pins of the central processing unit 110 are general-purpose input (Gpi〇) pins. It can be accessed or controlled by a public peripheral bus (publie peHpheral _). The IM6 pin is connected to the output pin 34 of the power management unit i2() via the resistor R393 (nPW should be L). This pin 34 is an open-drain output (Open-Drain 0utput). Vb Ατ ) When the battery is too low or due to overheating, the system _ (Shutd〇wn) or when the battery cover is removed. Then this pin is set to a low level. The pin R8 of the central processing unit 110 is connected to the pin 35 (nINT) of the power management unit 12, and the power management unit 12 〇 output pin 35 functions to indicate a charging fault (ChargeFault) < terminate, or when the output is lower than one At lower tolerances, it will be activated to a lower level. W15 is connected to the end of the power switch S17 and a resistance of 4·7Κ, and the end of the power switch si7 is connected to the battery (VB AT). The pin 32 (nMPU-RESET) of the power management unit 12G is an open-pole reset output terminal, and is connected to the pin (10) 6 1328156 3 ( GND ) of the central processing unit to be connected to the ground line; pin 4 (NC ) is empty and no components are connected. Pin! For the low level (Active L〇w) reset signal output, it is connected to the pin Ri2 of the central processing unit 11〇. The main function of the delay circuit 130 is the delay time. When the battery of the handheld device (VBAT) is placed on the handheld device for the first time, the pin i of the delay circuit 130 is automatically delayed by about 2 seconds, and then the pin is further A reset signal is output to the central processing unit 11A.

若於延遲電路130延遲之時間内(自動延遲約2秒時 間)’使用者按下S17之電源開關鍵’電源管理單元12〇 之接腳3 3端也會同時發送一番 了贯达亶置k唬至給+央處理單元 110之接腳Y12端,由於中.虛 f央處理早兀1之電源為電源 官理早兀120所提供,故當中麥虛 田τ天處理早兀110電泝籍宝尨, 延遲電路130輸出之重置作#早 , 至1琉早已蝻失,意即中 元110並未檢測到重置信號。 、 正當運作= 易造成中央處理單元m法 須先移除手梏★驶 …、 確開機。一般作法必 肩无移除手持式裝置之電池後,重 置内,再嘗試重新開啟手拄+ # "電池至手持式裝 八垔㈣啟手持式裝置電源, 動。然而上述電路配置,常造成使用者之不便:“文 【發明内容】 κ 為解決前述之問題,本發明主 時鐘與重置電路之手持式裝置,*包含一::種具有即時 理單元,内部具有-即時時鐘,此=一。一中央處 其手持式裝置内之邏輯與處理其、用以_ ^ 電源官理單元, 8 丄 輕合於中参虑γφ g 一 應。一電源門關Γ 管理其手持式裝置之電源供 開關,其一端連接至該電池、另一端連接n 理單元,此重置電連接至中央處 重置電路係以產生一第一重置信號。 其中’當電池剛置入此手持式穿 關時,其中央4气裝£並開啟該電源開If the delay circuit 130 is delayed (automatic delay is about 2 seconds), the user presses the power switch key of S17, and the pin 3 3 end of the power management unit 12 also sends a simultaneous transmission. K唬 to the pin Y12 end of the + central processing unit 110, because the power supply of the middle and the virtual processing of the early stage is provided by the power supply system as early as 120, so the wheat field is processed by the tiantian 110 Ji Baozhen, the reset of the output of the delay circuit 130 is made early, until 1琉 has been lost, meaning that the medium 110 does not detect the reset signal. Proper operation = easy to cause the central processing unit m method must first remove the handcuffs ★ drive ..., indeed start. In general, it is necessary to remove the battery of the handheld device, reset it, and then try to re-open the handcuffs + # "Battery to the handheld device. However, the above circuit configuration often causes inconvenience to the user: "In order to solve the aforementioned problems, the handheld device of the main clock and the reset circuit of the present invention* includes: a type having a real-time unit, and an internal With - instant clock, this = one. The logic in the handheld device at the center and the processing of it, used to _ ^ power government unit, 8 丄 light in the middle of the reference γφ g should be. A power gate A power supply switch for managing the handheld device, one end of which is connected to the battery and the other end is connected to the n-unit, and the reset is electrically connected to the central reset circuit to generate a first reset signal. When placing this hand-held penetrating, the central 4 gas is installed and the power is turned on.

及自電源管理單元接收第二重 ,置Q 進行-重置動作,並清除中7< 理早几内部 當中央處理單元之即時時鐘。 開關時,中央處理單f重置動作,且重新開啟該電源 T天處理早几僅自電源管理 號,該中央處理單元内4$ 第一重置信 置電路包括·下Γ 重置動作。其中所述之重 離.乂正反器電路’用於鎖定正反器電路之幹出壯 態,反向電路輕合於前述中 It輸出狀 於正反器電路與中器電路。或間電路,輕合 (or)邏輯。值得、.主立70 S M以提供布林代數之或 -重置端=所述之令央處理單元包括第 垔置知點,稭以重置t央處匕估第 輸入端連接至上述第1 2中或閑電路之- 二重置端點,藉以重置二;單且:_理單元包括第 述之:間電路輸出端連接至第一重:端:%時鐘。其中所 時間電以二T前技術之即時時鐘與重置 被確認正常開機前,手持式 ;中央處理單元未 輸入能於下次開啟時被 置及非同步重置訊號 仔以被间時正常啟動。並於其裝置 9 正吊開機後,於下士 pq 置系# 開啟糸統時,中央處理單元僅單純重 覆蓋俾:置即時時鐘之時間,確保其尺咖 【實】正㈣啟系統,並能確保正確RTC之時間。 應理解。純佳實施例與隨附之圖示詳述於下, 此除文中:較之較佳實施例僅為例示之用’因 實施例中。且本發明 發明亦可廣泛地應用在其他 Φ . 亚不叉限於任何實施例,應以隨附之 申利範圍及其同等領域而定。 佳實=本專利說明書中’「較佳實施例」意指描述關於較 實施:數t特殊特徵、結構或特性,在本發明中,其較佳 =Γ,,至t為一個。因此,本說明書"現「較佳 处構iU4 1不义70全參照同—實施例。再者,其特殊特徵、 、··。構=性可使用任何適當方法混合於較佳實施例中。 车姓I照第二圖’根據本發明之較佳實施例,為本發明之 -、士 +央處理單元21G,内部具有—即時時鐘(未顯 :央處理單元21〇用以判斷該手持式裝置2〇〇内之邏 一 處理其程序;一記憶體單元24〇,耦合至中央處理單 =210 ’肖以儲存該手持式裝置200之資料内容;一通 :組一250,耦合至中央處理單元21〇,用以通訊信息至外 電源官理單元220,透過電池260提供並管理其手 ,式裝置200之電源供應’其電源管理單元22〇輕合ς苴 央處理早π 210;以及一重置電路230,連接至中央處理 1328)56 早了楚其重置電路23〇係以產生一第一重置信號。 ,照第二圖,為依據本發明概念所配置之一電路 _ ’用以說明本發明創新之即時時鐘(rtc) 】 電路’根據本發明較佳實施例,得應用於;:具有 P U里功叙手持通訊系統内。電源開關川 ,^ 另知連接其電源管理單元220盥中 央處理…10。當電池(未顯示)剛置 式And receiving the second weight from the power management unit, setting Q to perform a reset action, and clearing the internal 7< During the switch, the central processing single f reset operation, and the power is turned back on. The T-day processing is only from the power management number, and the 4$ first reset signal circuit in the central processing unit includes a reset operation. The reciprocal circuit is used to lock the dry-out circuit of the flip-flop circuit, and the reverse circuit is lightly coupled to the aforementioned It output in the flip-flop circuit and the neutral circuit. Or circuit, light (or) logic. Worth, the main 70 SM to provide the Boolean algebra - the reset end = the central processing unit includes the third set of knowledge points, the straw to reset the central end of the estimate, the first input is connected to the first 2 or idle circuit - two reset the endpoint, thereby resetting the two; single and: _ rational unit includes the following: the output of the circuit is connected to the first weight: end: % clock. The time is determined by the instant clock and reset of the two-T technology before the normal boot, handheld; the central processing unit is not input can be set and the asynchronous reset signal is activated when the next time is turned on. . And after the device 9 is hoisted and turned on, when the sergeant pq is set to open the system, the central processing unit simply covers the 俾: set the time of the instant clock to ensure that the ruler is (real) positive (four) start system, and can Ensure the correct RTC time. It should be understood. The purely preferred embodiment and the accompanying drawings are detailed below, which is used in the context of the preferred embodiment only. Furthermore, the invention may be applied to other Φ. The invention is limited to any embodiment and should be based on the scope of the application and its equivalent fields.佳实 = "Preferred embodiment" in this patent specification means to describe a particular feature, structure or characteristic with respect to the implementation: in the present invention, it is preferably = Γ, to t is one. Therefore, the present specification "the preferred embodiment of the present invention iU4 1 is not referred to the same as the embodiment. Furthermore, the special features, the structure can be mixed in the preferred embodiment using any suitable method. According to a preferred embodiment of the present invention, the vehicle name I is in accordance with the preferred embodiment of the present invention, and the present invention has an internal clock (not shown: the central processing unit 21 is used to determine the handheld The device 1 is configured to process its program; a memory unit 24 is coupled to the central processing unit = 210' to store the data content of the handheld device 200; a pass: group one 250, coupled to the central processing The unit 21A is configured to communicate information to the external power supply unit 220, and provides and manages the hand through the battery 260. The power supply of the device 200 is controlled by the power management unit 22, and the processing unit is π 210; The reset circuit 230 is connected to the central processing 1328) 56 to reset the circuit 23 to generate a first reset signal. According to the second figure, one of the circuits is configured according to the inventive concept. To illustrate the innovative instant clock of the present invention (rt c) 】 The circuit 'according to the preferred embodiment of the present invention, can be applied to:; has a PU in the hand-held communication system. Power switch Chuan, ^ also knows to connect its power management unit 220 盥 central processing ... 10 when the battery ( Not shown)

置·’並開啟該電源開關S18日夺,其中央處理單元t ^夺㈣重置電路咖接收第—重置信號及自該電源管理 早疋2G第一重置信號’中央處理單元210内部進行一重 置動作’並清除中央處理單元21〇之即時時鐘。 當中央處理單元210 P 舌 雷w川* 動作,且重新開啟該 電源開關S18時,中央處理單元21()接收電源管理單元⑽ 运出之第二重置信號,該中央處理單元内部進行一重置動 作,但並未清除中央處理單元21〇之即時時鐘。 在本實施例中,重置電路23〇包括正反器電路攻、 反向電路IV1以及或閘電路〇R卜反向電路m第$端與 第3端、正反器之第8端與第4端以及或閘電路⑽之第 5端與第3端分別為其電路之電源端與接地端。亦即, V山DD「DRTC_OMAP標示為手持式裝置2〇〇系統之電源 端,連接至反向電路ινι之電源端第5端、或閘電路〇ri 之第5端、正反器之電源端8 (Vcc)以及電阻ri66。口 要其手持式裝i 200《電池未自手持式裝内^ 除,VDD_DRTC一OMAP持續供給電源至上述各元件。 1328156 電源管理單元220輕合至中央處理單元21〇以提供中 央處理單& 210所需之電源。中央處理單元210之D16 (GPI〇3〇)、R8 (GPI〇9)、P18 (GPIO03)以及 Wl5 (GPKMO)接腳為通用輸入輸出(Gpi〇)接腳可由八 用周邊匯流排(PubUe Peripherai Bus)存取或控制。叫 接腳透過電阻R393連接至電源管理單元22〇之輸出接腳 34 ( nPWRFAIL ),此接腳34為開及極輸出端(〇抑〇心Set and 'turn on the power switch S18, its central processing unit t ^ (4) reset circuit coffee to receive the first - reset signal and from the power management early 2G first reset signal 'the internal processing unit 210 inside A reset action 'clears and clears the instant clock of the central processing unit 21〇. When the central processing unit 210 P acts and restarts the power switch S18, the central processing unit 21 receives the second reset signal sent by the power management unit (10), and the central processing unit performs a heavy internal The action is set, but the instant clock of the central processing unit 21 is not cleared. In the present embodiment, the reset circuit 23A includes a flip-flop circuit, a reverse circuit IV1, and a gate circuit 〇Rb reverse circuit m, the first end and the third end, and the eighth end of the flip-flop The 4th end and the 5th end and the 3rd end of the OR gate circuit (10) are respectively the power supply end and the ground end of the circuit. That is, V Mountain DD "DRTC_OMAP is marked as the power supply end of the handheld device 2" system, connected to the 5th end of the power supply terminal of the reverse circuit ινι, or the 5th end of the gate circuit 〇ri, and the power supply end of the flip-flop 8 (Vcc) and the resistor ri66. The port is required to be installed in the handheld device. The battery is not supplied from the handheld device. VDD_DRTC-OMAP continuously supplies power to the above components. 1328156 The power management unit 220 is lightly coupled to the central processing unit 21. 〇 to provide the power required for the central processing unit & 210. The D16 (GPI〇3〇), R8 (GPI〇9), P18 (GPIO03) and Wl5 (GPKMO) pins of the central processing unit 210 are general purpose input and output ( The Gpi〇) pin can be accessed or controlled by a PubUe Peripherai Bus. The pin is connected to the output pin 34 (nPWRFAIL) of the power management unit 22 via a resistor R393, and the pin 34 is open and Extreme output

Output)’當手持式裝置之電池電量過低,或因過熱導 致系統即將關閉(Shutdown )或移除電池2〇6之蓋時,則 此接腳作動為低位準。接腳R8連接至電源管理單元22〇 之接腳35 ( nINT)。 電源管理單元220輸出接腳35作用為表示充電缺陷 (Charge Fault)或終止,或當輸出低於一較低允許量時, 作動至電位之低位準。接_ P18連接至反向電路W之 入端2。記連接至電源開關⑽之端點2與一電阻,其 Φ端點1連接至電池。 tg 220 32 ( nMPU_RESET) ^ 及極重置輸出端,連接至中央處理單丨21〇之接腳⑽ (nMPU一RESET)。而接腳U2〇接收由電源管理單元細 之接腳32端輸出之非同步輸入信號,中央處理單元210 產生相對應之動作。 接腳T20 (L0W一PWR)端為令央處理單元之低電源 需求輸出端(L〇W-power Request 〇utput),表示中央處理 單元2U)處於低電源休眠模4,中央處理單a 2i〇之接腳 12 1328156 =0接收電源、管理單元220之接腳36 ( L〇w—p〇wER)之 信號後,使中央處理單元210進入休眠模式。 電源管理單元220之接腳47 (PB〇n一〇ff)與電源開 關S18之端點2連接,當電源開關Sl8導通觸發接腳 使之電源官理單元220自低電源模式開啟。 /電源管理單元22()之接腳33 (nREspwR〇N)為開没 極系統重置輸出端,連接至中央處理單元21〇之第二重置 鲁端點(接腳γ12 (0N/0FF),第二重置端點(接腳γΐ2) 為低位準非同步重置信號輸入端(ASynchronous Reset), 當中央處理單元210接收來自電源管理單元22〇之接腳Μ 之重置信號時,則重置(reset)中央處理單元21〇内部所 有狀態;但並不會清除中央處理單元2丨〇内部之rt c時間。 中央處理單元210之接腳R12 (nRESPWR〇N)為第 二重置端點。第二重置端點(R12)為中央處理單元2ι〇 之重置輸入端。當當中央處理單元210之R12接收來自重 _置電路230輸出之重置信號時,中央處理單元21〇不僅重 置内部内部所有狀態,也將一併清除中央處理單元2 1 〇内 部之RTC時間。 ¥手持式裝置200之電池260 (未顯示於第三圖)首 次置入手持式裝置内之電池座後,VDD供給電源維持一預 設電位,則R166以及C370形成一電阻/電容(RC)充放 電電路,因此,正反器電路24〇之接腳6 (CLR)將維持 一低準位(Low )脈衝由其接腳6輸入至正反器内,使之 清除先前正反器電路232之接腳5 (Q)狀態,設定為低準 13 1328156Output)' When the battery level of the handheld device is too low, or the system is about to shut down (Shutdown) or remove the cover of the battery 2〇6 due to overheating, the pin is actuated to a low level. Pin R8 is connected to pin 35 (nINT) of power management unit 22A. The power management unit 220 output pin 35 acts to indicate a charge fault or termination, or to operate to a low level of potential when the output is below a lower allowable amount. Connect _P18 to the input terminal 2 of the reverse circuit W. Connect to the end point 2 of the power switch (10) and a resistor whose Φ terminal 1 is connected to the battery. Tg 220 32 ( nMPU_RESET) ^ and the pole reset output, connected to the pin (10) of the central processing unit 21 (nMPU-RESET). The pin U2 receives the asynchronous input signal outputted from the pin 32 terminal of the power management unit, and the central processing unit 210 generates a corresponding action. The pin T20 (L0W-PWR) end is the low power demand output end of the central processing unit (L〇W-power Request 〇utput), indicating that the central processing unit 2U) is in the low power sleep mode 4, and the central processing unit a 2i〇 The pin 12 1328156 =0 receives the signal of the power supply, the pin 36 (L〇w_p〇wER) of the management unit 220, and then causes the central processing unit 210 to enter the sleep mode. The pin 47 of the power management unit 220 (PB〇n-〇ff) is connected to the terminal 2 of the power switch S18. When the power switch S18 turns on the trigger pin, the power supply unit 220 is turned on from the low power mode. /Pump 33 of the power management unit 22() (nREspwR〇N) is the open-circuit system reset output, connected to the second reset terminal of the central processing unit 21 (pin γ12 (0N/0FF) The second reset terminal (pin γΐ2) is a low level asynchronous reset signal input terminal (ASynchronous Reset), when the central processing unit 210 receives the reset signal from the pin of the power management unit 22, then Reset all internal states of the central processing unit 21; but it does not clear the internal rt c time of the central processing unit 2. The pin R12 (nRESPWR〇N) of the central processing unit 210 is the second reset terminal. The second reset terminal (R12) is the reset input of the central processing unit 2 ι. When the R12 of the central processing unit 210 receives the reset signal from the output of the reset circuit 230, the central processing unit 21 is not only Resetting all internal states will also clear the RTC time inside the central processing unit 2 1 . The battery 260 of the handheld device 200 (not shown in the third figure) is placed in the battery holder in the handheld device for the first time. , VDD supply power maintains a preset potential Then R166 and C370 form a resistor/capacitor (RC) charge and discharge circuit. Therefore, the flip-flop circuit 6 (CLR) of the flip-flop circuit 24 will maintain a low level (Low) pulse input from its pin 6 to the front and back. In the device, it is cleared to the pin 5 (Q) state of the previous flip-flop circuit 232, and is set to low level 13 1328156

V 位(正反器電路232之資料輸入端2端(D)與時脈輸入 端1端(CLK)接地,故不需考慮)。當正反器電路232 之輸出接腳5為低準位,則由其接腳5連接至或閘電路〇R j 之接腳2也為低準位。再者,當或閘電路〇R1之接腳2為 低準位,則或閘電路〇R1之輸出接腳4狀態,依照或閘電 路0R1之接腳1狀態而定。The V bit (the data input terminal 2 (D) of the flip-flop circuit 232 is grounded to the clock input terminal 1 (CLK), so it is not necessary to consider). When the output pin 5 of the flip-flop circuit 232 is at a low level, the pin 2 connected to the OR circuit 〇R j by its pin 5 is also at a low level. Furthermore, when the pin 2 of the OR circuit R1 is at a low level, the state of the output pin 4 of the gate circuit R1 is determined according to the state of the pin 1 of the gate circuit OR1.

田手持式裝置200之電池260初次放置於手持式裝置 200之電池座内,則中央處理單元21〇之接腳Ri2與 必須同時被重置電路230及電源管理系統22〇輸出^第一 及第二,重置信號所重置。此時,電源管理系統咖由接腳 33傳送第一重置k號至中央處理單元之接腳γη,中 =處理單元2H)㈣進行—重置動作,並清除該中央處理 單元〇之即^時& (RTC) ’ @時當該巾央處理單元 210已几成重置動作’且重新開啟該電源開關si8時,該 中央處理單元2H)僅自該電源管理單元22〇接收該第二重 置信號,言玄中央處理單元.21〇内部僅進行一重置動作,而 不清除該中央處理單元21G之即時時鐘(rtc)。 a因此’本發明之_設計得先前技術之即時時 二it間所導致之問題,解決中央處理單元未被 二 與Yl2能正常啟動,並於系統正 ,開機後,於下次開啟系統時,中央處理單元僅單純重置 糸統,並不重置其RTC時間,確保其跳時間不被覆蓋, 已達到正常開啟系統,並能正確使用抓之時間。 對熟悉此領域技蔽去,太议 筏^者本發明雖以較佳實例闡明如 Ι328;Ϊ56 上,然其並非用以限定本發明之精神。在不脫離本發明之 精神與In _所作之修改與類似的配置,均應包含在下述 之申請專利範_,此範圍應覆蓋所有類似修改與類似結 構,且應做最寬廣的詮釋。 -舉例而言,本發明提及之中央處理單元、電源管理單 兀、正反器電路雖以較佳實例闡明如上,惟 可能有其他的選擇名稱。再者,久鍤知门兀件 丹者各種相同功能的元件可以The battery 260 of the field handheld device 200 is first placed in the battery holder of the handheld device 200, and the pin Ri2 of the central processing unit 21 must be simultaneously output by the reset circuit 230 and the power management system 22. Second, the reset signal is reset. At this time, the power management system sends the first reset k number to the pin γη of the central processing unit by the pin 33, the middle=processing unit 2H) (4) performs a reset operation, and clears the central processing unit. When < (RTC) ' @ when the towel processing unit 210 has completed the reset action ' and re-turns on the power switch si8, the central processing unit 2H) receives the second only from the power management unit 22 The reset signal, the central processing unit .21, only performs a reset action internally, without clearing the instant clock (rtc) of the central processing unit 21G. a Therefore, the present invention is designed to solve the problems caused by the prior art, and the central processing unit is not activated by the second and the Y2, and after the system is turned on, the next time the system is turned on, The central processing unit simply resets the system, does not reset its RTC time, ensures that its hop time is not covered, has reached the normal opening system, and can correctly use the time. It is to be understood that the invention is not limited to the spirit of the invention. Modifications and similar configurations made by In _, without departing from the spirit of the invention, are intended to be included in the following claims, and all such modifications and similar structures should be covered and the broadest interpretation. For example, the central processing unit, power management unit, and flip-flop circuit referred to in the present invention are as described above with preferred examples, but other alternative names are possible. Furthermore, the elements of the same function can be used for a long time.

目互代^上述之與其錢實施㈣揭露其他變化與修 改,並不這背本發明之範圍與精神。 【圖式簡單說明】 為了更完整了解本發明及其優點,以上已來 明且配合附圖,其中相同數字表示相同㈣,其中尤 第一圖係依據先前技術之重 UTC)電路。 之重置(心⑽)與即時時鐘The above-mentioned and its implementation of money (4) exposes other changes and modifications, and does not recite the scope and spirit of the present invention. BRIEF DESCRIPTION OF THE DRAWINGS In order to provide a more complete understanding of the present invention and its advantages, the same reference numerals are used to refer to the accompanying drawings, wherein the same numerals represent the same (four), and particularly the first figure is based on prior art heavy UTC) circuits. Reset (heart (10)) with instant clock

第二圖,根據本發明之較佳實 式裝置之架構圖。 , 施例,為本發明 之手持 第三圖係根據本發明較佳 路之電路圖。 實施例之即時時鐘與 重置電 【主要元件符號說明】 110 中央處理單元 120 電源管理單元 130 延遲電路 200 手持式裝置 210 中央處理單元 1328156 220 電源管理單元 230 重置電路 232 正反器電路 240 記憶體單元 250 通訊模組 260 電池The second figure is an architectural diagram of a preferred embodiment of the apparatus in accordance with the present invention. The present invention is a circuit diagram of a preferred embodiment of the present invention in accordance with the present invention. Instant clock and reset power of the embodiment [Main component symbol description] 110 central processing unit 120 power management unit 130 delay circuit 200 handheld device 210 central processing unit 1328156 220 power management unit 230 reset circuit 232 flip-flop circuit 240 memory Body unit 250 communication module 260 battery

Claims (1)

1328156 十 申請專利範圍: 種手持式裝置,包括: 電池; -中央處理單元,内部具有一即時時 ==_手持式裝置内之邏輯與處理;::處理單 之電:二:早疋’透過該電池提供並管理該手持式裝置 電源供應,該電源管理單元輕 一雷泝p,關^ 口义成中央處理單元; 原開關’其一端連接至該電池 管理單亓;》# +丄上 乃端連接s亥電源 早70及该中央處理單元,·以及 一重置電路,連接至該中 產生-第-重置信號:中央處理早^該重置電路係以 其中’當該電池剛置人該手持 關時,該中奂;_ 並開啟該電源開 置㈣及自Λ _自該重Μ路接收該第一重 置仏遽及自该電源管理單域收—第 央處理單元内部進行一 置4唬,该_ 元之即時時鐘; 践作’仏除該中央處理單 當該中央處理單元已完成重置 開關時,該t央處理i _ # ώ 重新開啟泫電源 二重置源管理單元接收該第 。唬5亥中央處理單元内部進行一重置動作。 2,如申請專利範圍第丨 電路包括: 手持式裝置,其中所述之重置 一正反器電路,用於处—# -反向電路二器電路之輸出狀態; &amp;於該中央處理單元與該正反器電路 91八反向之信號輸出至該正反器電路,·以及 17 或閘電路’耗合於該正反.器電路與該中央處理單元間 用以提供布林代數之或邏輯。 3. 如申明專利範圍第μ之手持式裝置,其中所述之中央 處理單元包括第一重置端點及一第二重置端點,該第一 重置端點係以接收該第—i 安队邊弟重置信號,該第二重置端點係 以接收該第二重置信號。 4. 如申請專㈣圍第3項之手持式裝置,其中所述之第一 重置端點連接至該或閘電路之輸出端。 5. 如申請專利範圍第3項之手持式裝置,其中所述之第二 重置信號連接至該電源管理單元及該重置電路。 6. 如申請專利_第2項之手持式裝置,其中更 放電電路,連接於該正反器電路與該反向器電路之間 7·=專:範圍第1項之手持式裝置,其中,當該中央 =早讀收4第-重置信號時,該中央處理邱 進行一重置動作,並清除該中央 兀内# 丹慝理早兀之即時時鐘。 8.^申請專利範圍第】項之手持式裝置,其中, 接收該第二重置信號時,該中央處 =中央 置動作。 干70鬥邛進行一重 1328156 9·如申請專利範圍第1項之手持式裝 憶體單元,相合至該中 :、置’其中更包括一記 裝置之資料内容。、处里早兀’用以儲存該手持式 10.如申請專利範圍第!項之手持式 訊模組,輕合至該中央處 用^更包括-通 用以通訊信息至外部。 一種手持式裝置,包括: -中央處理單元,内部具有一即時時鐘. -電源管理單元, 理電源供應;及 早70以棱供亚營 重置電路,耦合至該中央-單元於第-狀離,同時重署二,俾使該中央處理 鐘;於帛w 央處理單元與該即時時 狀態僅重置該中央處理單元。 12.如申請專利範圍第u項之手 央處理單元包括第一番 ^ ,,、中所述之令 狀離,贫第-會晉山端點與第二重置端點’於第― 時重 ^點自該重置電路接收信號,藉以同 第1二ΐΓ單元與該即時時鐘;於第二狀態,該 自'電源管理單元接收信號,藉以重置該中央 13.如申請專利範圍第^ 源開關,搞合至該中央持式裝置,其中更包括電 田、^ 央處理早兀與該電源管理單元間, 以稭由一電源供給該中央處理單元與該電源管理單 1328156 \ 元電源。 14.如申請專利範圍第u . , a ^ ^【 卞符式裝置,其中更包括外部 電源端點,耗合至該重署雷m m 王成更罝電路,用以供應該重置電路電 15·如申請專利範圍第12項之手持式裝置,其中所述之重 置電路包括: -正反器電路,用於鎖定該正反器電路之輸出狀態; 反向電路’麵合於遠中央處理單元與該正反器電路 間藉以提供反向之k號輸出至該正反器電路;以及 或閘電路,搞合於該正反器電路與該中央處理單元間 用以提供布林代數之或邏輯。 16. 如申請專利範圍第15項之手持式裝置其中所述之或 閘電路之一輸入端連接至該第二重置端點。 17. 如申請專利範圍第16項之手持式裝置,其中所述之或 閘電路輸出端連接至第一重置端點。 18·如申請專利範圍第12項之手持式裝置,其中所述之重 置電路包括一電阻/電容(RC)充放電電路。 201328156 Ten patent applications: a hand-held device, including: battery; - central processing unit, with an instant when the internal === logic and processing in the handheld device;:: processing single power: two: early 疋 'through The battery provides and manages the power supply of the handheld device, the power management unit is lightly traced, and the central processing unit is turned off; the original switch is connected to the battery management unit at one end; The terminal is connected to the power supply 70 and the central processing unit, and a reset circuit is connected to the middle generation-first reset signal: the central processing is early; the reset circuit is in which the battery is just placed When the hand is off, the middle 奂; _ and the power supply is turned on (4) and Λ _ receiving the first reset 自 from the heavy Μ 仏遽 and from the power management single domain receiving - the central processing unit performs a Set 4, the instant clock of the _ yuan; Practice 'Delete the central processing unit when the central processing unit has completed the reset switch, the t-process i _ # ώ re-open 泫 power supply 2 reset source management unit Receive the first . A reset operation is performed inside the central processing unit of the 亥5 hai. 2. The circuit of claim 301 includes: a hand-held device, wherein said resetting a flip-flop circuit for outputting the state of the -#-reverse circuit two-circuit circuit; &amp; A signal inverted from the flip-flop circuit 91 is output to the flip-flop circuit, and 17 or a gate circuit 'accommodates between the forward-reverse circuit and the central processing unit to provide Boolean algebra or logic . 3. The handheld device of claim 19, wherein the central processing unit includes a first reset endpoint and a second reset endpoint, the first reset endpoint receiving the first-i The team leader resets the signal, and the second reset terminal receives the second reset signal. 4. The handheld device of claim 3, wherein the first reset terminal is connected to the output of the OR gate circuit. 5. The hand-held device of claim 3, wherein the second reset signal is coupled to the power management unit and the reset circuit. 6. The hand-held device of claim 2, wherein a more discharge circuit is connected between the flip-flop circuit and the inverter circuit, wherein: When the central = early read and receive 4th - reset signal, the central processing Qiu performs a reset action, and clears the instant clock of the central 兀内#丹慝理兀. 8. The hand-held device of claim </ RTI> wherein the central resetting signal is received when the second reset signal is received. Dry 70 邛 邛 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 , in the early morning 兀 to store the handheld 10. As claimed in the patent scope! The hand-held video module of the item is lightly coupled to the central office. The use of ^ further includes - communication information to the outside. A hand-held device comprising: - a central processing unit having an instant clock inside - a power management unit, a power supply; an early 70-way arbitrage reset circuit coupled to the central unit in a first- At the same time, the central processing unit is re-scheduled; the central processing unit and the instant processing state are only reset to the central processing unit. 12. If the handling unit of the u-th item of the patent application scope includes the first paragraph, the meaning of the deduction, the poor - the Jinshan end point and the second reset end point 'in the first hour weight ^ The point receives the signal from the reset circuit, and the same as the first clock unit and the instant clock; in the second state, the self-power management unit receives the signal, thereby resetting the center 13. As claimed in the patent source The switch is integrated into the central holding device, wherein the electric field is further connected to the power management unit, and the power is supplied to the central processing unit and the power management unit 1328156. 14. If the patent application scope u., a ^ ^ [ 卞 式 , , , , , , , 外部 外部 外部 外部 外部 外部 外部 外部 mm mm mm mm mm mm mm mm mm mm mm mm mm mm The hand-held device of claim 12, wherein the reset circuit comprises: - a flip-flop circuit for locking an output state of the flip-flop circuit; and a reverse circuit 'face-to-distance central processing The unit and the flip-flop circuit provide a reverse k-number output to the flip-flop circuit; and or the gate circuit is adapted to provide a Boolean algebra between the flip-flop circuit and the central processing unit logic. 16. The hand-held device of claim 15 wherein one of the inputs of the OR gate circuit is coupled to the second reset terminal. 17. The hand-held device of claim 16, wherein the OR gate output is coupled to the first reset terminal. 18. The hand-held device of claim 12, wherein the reset circuit comprises a resistor/capacitor (RC) charge and discharge circuit. 20
TW95144833A 2006-12-01 2006-12-01 Portable device with real time clock and reset circuit TWI328156B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW95144833A TWI328156B (en) 2006-12-01 2006-12-01 Portable device with real time clock and reset circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW95144833A TWI328156B (en) 2006-12-01 2006-12-01 Portable device with real time clock and reset circuit

Publications (2)

Publication Number Publication Date
TW200825693A TW200825693A (en) 2008-06-16
TWI328156B true TWI328156B (en) 2010-08-01

Family

ID=44772052

Family Applications (1)

Application Number Title Priority Date Filing Date
TW95144833A TWI328156B (en) 2006-12-01 2006-12-01 Portable device with real time clock and reset circuit

Country Status (1)

Country Link
TW (1) TWI328156B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI424182B (en) * 2011-07-01 2014-01-21 Altek Corp Image capturing device with electricity recording function and electricity recording method thereof

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI467360B (en) 2012-03-22 2015-01-01 Pegatron Corp Switching circuit module, computer system, and method for controlling computer system reset thereof

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI424182B (en) * 2011-07-01 2014-01-21 Altek Corp Image capturing device with electricity recording function and electricity recording method thereof

Also Published As

Publication number Publication date
TW200825693A (en) 2008-06-16

Similar Documents

Publication Publication Date Title
Kamath et al. Measuring bluetooth low energy power consumption
TWI254211B (en) System-on-a-chip
KR101830691B1 (en) Low-Power Type-C Receiver with High Idle Noise and DC-Level Rejection
CN106233273B (en) Mix virtual GPIO
US6253319B1 (en) Method and apparatus for restoring a computer to a clear CMOS configuration
TW200925845A (en) Power management system and method, computer-readable medium
US8301888B2 (en) System and method for generating secured authentication image files for use in device authentication
US5938728A (en) Apparatus and method for selectively controlling clocking and resetting of a network interface
US7197578B1 (en) Power management system for bridge circuit
TWI328156B (en) Portable device with real time clock and reset circuit
CA2788654A1 (en) Usb memory device
TWI229967B (en) Method of calculating capacity of intelligent battery, intelligent battery and portable electronic device
TWI338840B (en) Expandable express card and its method for isolating noise and method for combining functionalities of the express card with a non-host device
US8412976B2 (en) Data negotiation using serial voltage identification communication
US20020199026A1 (en) Network interface for decreasing power consumption
CN101853232B (en) Expansion adapter card
US6067027A (en) Low power plug-in card removal detection
US6874047B1 (en) System and method for implementing an SMBus/I2C interface on a network interface card
CN105095043B (en) A kind of monitoring management system and its method
TW201435577A (en) Backup method and computer system thereof
CN112075943A (en) Starting communication device and method for blood glucose meter
CN116539992A (en) Storage device in-place stable state detection device, method, logic module and medium
TW201908979A (en) Baseboard management controller information acquisition system by universal serial bus port
Wines et al. Measuring the power consumption on eZ430-RF2480
CN221177674U (en) A clock signal generating circuit and driving recorder

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees