[go: up one dir, main page]

TWI290344B - Structure of layers and removing method thereof and method of testing the semiconductor machine - Google Patents

Structure of layers and removing method thereof and method of testing the semiconductor machine Download PDF

Info

Publication number
TWI290344B
TWI290344B TW94139586A TW94139586A TWI290344B TW I290344 B TWI290344 B TW I290344B TW 94139586 A TW94139586 A TW 94139586A TW 94139586 A TW94139586 A TW 94139586A TW I290344 B TWI290344 B TW I290344B
Authority
TW
Taiwan
Prior art keywords
layer
low
dielectric layer
chemical vapor
vapor deposition
Prior art date
Application number
TW94139586A
Other languages
Chinese (zh)
Other versions
TW200719405A (en
Inventor
Chih-Chun Wang
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Microelectronics Corp filed Critical United Microelectronics Corp
Priority to TW94139586A priority Critical patent/TWI290344B/en
Publication of TW200719405A publication Critical patent/TW200719405A/en
Application granted granted Critical
Publication of TWI290344B publication Critical patent/TWI290344B/en

Links

Landscapes

  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Formation Of Insulating Films (AREA)

Abstract

A method of testing a semiconductor machine is provided. A wafer is provided and a removable auxiliary layer is formed on the wafer. A low dielectric constant dielectric layer with an expected thickness is formed on the removable auxiliary layer. The actual thickness of the low dielectric constant dielectric layer is measured and then compared with the expected value to determine if the deposition machine operates normally. The low dielectric constant dielectric layer is removed and then the removable auxiliary layer is removed. The method permits a recycling of the test wafer to reduce the production cost.

Description

1290344 17661twf.doc/006 九、發明說明: 【發明所屬之技術領域】 本發明是有關於一種膜層的移除方 士 ^ 於-種低介電常數介電層的移除方法。’’且特別是有關 【先前技術】 半導體製造流程中,化學氣相、、六择制i ^ 參 法,其中,賴增強型化學動目沈積f =多不同方 幫助化學沈積反應的進行。^利用熱能以及電漿, 而所有半導體製程設備皆須執行日常測機, 台的作業品質。其中,化學氣相沈積機 積厚度都-致:否則將會造成成膜品質參差不齊 =沈 電衆增強型化學氣相沈積機台執行曰常測機的目的為 積狀況,保持-定的敎性,避免沈積出厚度^預 疋厚度不-致的膜層。測試電漿增強型沈積機台的方法為 在裸晶圓(bare silicon),也就是測試晶圓上,沈積一層低^ 電常數薄膜後,量測此低介電常數薄膜的顆粒(part^cle/、| 厚度(thickness)、均勻度以及反射率等,比較上述參數的實 際值是否趨近於預定值,以確定機台是否穩定地運作。、 。然而,因為低介電常數薄膜中含有較多碳分子,易與 晶圓反應,即使是使用稀釋的氫氟酸溶液(DHF)也無法徹 底去除測試晶圓上的低介電常數薄膜,導致測試晶圓上有 低介電常數薄膜殘留,因而使得測試晶圓無法重複使用, 將造成生產成本過高。 【發明内容】 1290344 、有鑑於此,本發明的目的就是在提供一種膜層結 使測试晶圓可以重複使用。 本發明的另一目的是提供一種低介電常數介電層的 ,除方法,使移除低介電常數介電層後的測試晶圓沒^殘 留物。 、、本發明的再一目的是提供一種半導體機台的測試方 法,可以降低測試機台所使用的測試晶圓的消耗成本。 本發明提出一種膜層結構,設置於晶圓上,適用於半 J體機台的測試中,膜層結構包括移除輔助層以及低介電 常數介電層,低介電常數介電層設置於移除辅助層上。 依照本發明的一實施例所述,在上述之膜層結構中, 移除辅助層例如是以四乙氧基矽烷(TE0S)為反應氣體源 進行化學氣相沈積製程所形成的氧化矽層。 依照本發明的一貫施例所述,在上述之膜層結構中, 化學氣相沈積製程例如是電漿增強型化學氣相沈積製程。 依照本發明的一實施例所述,在上述之膜層結構中, 移除辅助層例如是以矽烷(SiH4)為反應氣體源進行化學氣 相沈積製程所形成的氮化梦層。 ;; 依照本發明的一實施例所述,在上述之膜層結構中, 半導體機台例如是化學氣相沈積機台。 依照本發明的一實施例所述,在上述之膜層結構中, 低介電常數介電層的材料例如是碳化矽、由美國應用材料 公司(Applied Material)所生產的Black Diam〇nd材料或由 美國諾發系統有限公司(Novdlus)所生產的c〇ral材料。 6 1290344 17661twf.doc/006 晶:是本 形成低介電常數介電層之义在/^丨电^其知'欲在於在 低介電常數介電層/别’先形成移除辅助層,再移除 依照本發_—實施例所述,在上述之 1=方法中’移除低介電常數介電層的方二 電層==峨常數介 釋氫氟酸。 ’,、、』法所使用的钱刻液例如是稀 本發明提出-種半導體機台的測試方法,首先 :】=,於晶圓上形成移除辅助層。接著,於移= 介厚度的低介電常數介電層。隨後’測量低 數"電層。之後’移除移除輔助層。 依照本發明的一實施例所述,在上述之 ;:==低介電常數介電層及移除輔助“法 :試=:=二 1290344 • 17661twf.d〇c/006 本^明附關在_機纟 低介電f數介電層。 數介電層後,==移除’因此在移除低介電常 曰伋曰曰®上不會產生大量的殘留物。接著,/ # 除移除輔助層之後,職晶圓便可以重複使用。私 另卜使用過的測試晶圓,在移除低介電常數♦1290344 17661twf.doc/006 IX. Description of the Invention: [Technical Field] The present invention relates to a method for removing a film layer from a low dielectric constant dielectric layer. In particular, in the prior art semiconductor manufacturing process, the chemical vapor phase, the six-selective i ^ parameter, wherein the Lai-enhanced chemical dynamic deposition f = many different ways to assist in the progress of the chemical deposition reaction. ^Using thermal energy and plasma, all semiconductor process equipment must perform daily measuring machine and work quality. Among them, the thickness of the chemical vapor deposition machine is all the same: otherwise, the film formation quality will be uneven = the sinking of the enhanced chemical vapor deposition machine will perform the purpose of the measuring machine, and the maintenance will be fixed. It is easy to deposit a film with a thickness that does not have a thickness. The method of testing a plasma enhanced deposition machine is to measure the particles of the low dielectric constant film on a bare wafer, that is, a test wafer, after depositing a low-voltage film (part^cle) /, | Thickness, uniformity, reflectivity, etc., compare whether the actual value of the above parameters approaches a predetermined value to determine whether the machine is operating stably. However, because the low dielectric constant film contains Multi-carbon molecules, easy to react with the wafer, even the use of diluted hydrofluoric acid solution (DHF) can not completely remove the low dielectric constant film on the test wafer, resulting in low dielectric constant film residue on the test wafer, Therefore, the test wafer can not be reused, which will result in excessive production cost. [Invention] 1290344 In view of the above, the object of the present invention is to provide a film layer to make the test wafer reusable. An object of the present invention is to provide a low-k dielectric layer, in addition to a method for removing a test wafer after removing a low-k dielectric layer. Further, it is still another object of the present invention to provide a low-dielectric dielectric layer. The test method of the semiconductor machine can reduce the consumption cost of the test wafer used by the test machine. The invention provides a film structure which is arranged on a wafer and is suitable for testing in a semi-J body machine, and the film structure includes Removing the auxiliary layer and the low-k dielectric layer, the low-k dielectric layer is disposed on the removal auxiliary layer. According to an embodiment of the invention, the auxiliary layer is removed in the film structure For example, a ruthenium oxide layer formed by a chemical vapor deposition process using tetraethoxy decane (TE0S) as a reaction gas source. According to the consistent embodiment of the present invention, in the above-mentioned film structure, chemical vapor deposition The process is, for example, a plasma enhanced chemical vapor deposition process. According to an embodiment of the invention, in the above film structure, the auxiliary layer is removed, for example, by using decane (SiH4) as a reaction gas source for chemical vapor phase. A nitride layer formed by a deposition process; in accordance with an embodiment of the present invention, in the above film structure, the semiconductor machine is, for example, a chemical vapor deposition machine. In the above-mentioned film layer structure, the material of the low-k dielectric layer is, for example, tantalum carbide, Black Diam〇nd material produced by Applied Materials, or by the US Novo System. Co〇ral material produced by Novdlus. 6 1290344 17661twf.doc/006 Crystal: It is the meaning of the formation of a low-k dielectric layer in / ^ 丨 ^ ^ ^ ^ Dielectric layer/other' first forming a removal auxiliary layer, and then removing the square dielectric layer of the low dielectric constant dielectric layer in the above 1= method according to the embodiment of the present invention. The 峨 constant mediates the hydrofluoric acid. The money engraving liquid used in the ',,, and 』 method is, for example, a test method for a semiconductor machine proposed by the present invention. First, a replacement auxiliary layer is formed on a wafer. Next, the dielectric layer is transferred to a low-k dielectric layer. Then 'measure the low number' with the electric layer. Then remove the removal auxiliary layer. According to an embodiment of the invention, in the above;: == low dielectric constant dielectric layer and removal assist "method: test =: = two 1290344 • 17661twf.d〇c / 006 In the _ machine 纟 low dielectric f dielectric layer. After the number of dielectric layers, == remove 'so there will not be a lot of residue on the removal of low dielectric constant 。. Then, / # After removing the auxiliary layer, the job wafer can be reused. Privately used test wafers are removed from the low dielectric constant.

一次移除輔助層,接著沈積:; 外Β二’ ♦二:人沈積的低介tf數介電層的實際厚 二赵k於預疋厚度,因此重複使用測試晶圓,不會影響測 機的可信度’可以降低測試晶圓的消耗成本。’、“、 為讓本發明之上述和其他目的、特徵和優點能更明顯 易懂,下文特舉較佳實施例,並配合所附圖式,作詳細說 明如下。 【實施方式】 圖1為依照本發明之一實施例所繪示之膜層結構的剖 面圖。 請參照圖1,膜層結構110設置於晶圓100上,晶圓 100例如是矽晶圓,適用於半導體機台的測試中,而半導 體機台例如是化學氣相沈積機台。膜層結構110包括移除 輔助層112以及低介電常數介電層114。 移除輔助層112設置於晶圓100上。移除輔助層112 例如是以四乙氧基矽烷(TEOS)為反應氣體源進行化學氣 相沈積製程所形成的氧化矽層,或是以矽烷(SiH4)為反應 氣體源進行化學氣相沈積製程所形成的氧化矽層。其中, .1290344 , 17661twf.doc/006 形成移除辅助層112所進行的化學氣相沈積製程例如是電 漿增強型化學氣相沈積製程。 蠓 低介電常數介電層114設置於移除輔助層112上。低 • 介電常數介電層114的材料例如是碳化矽、由美國應用材 料公司(Applied Material)所生產的 Biack Di_ndM料或 由美國諾發系統有限公司(N〇velius)所生產的c〇ral材料。 低介電常數介電層114的形成方法例如是化學氣相沈積 法’如電漿增強型化學氣相沈積法。 膜層結構110中的移除辅助層112有助於低介電常數 介電層114的移除。在移除低介電常數介電層114之後, 不會產生大量的殘留物。接著,在移除移除辅助層112之 後,用於半導體機台測試的晶圓便可以重複使用。 ,圖2Α·2Β秘照本發明之—實施例麟示之低介 電常數介電層的移除流程剖面圖。 θ Τ先,請參照圖2Α,提供一晶圓200,晶圓200例如 是石夕晶圓,晶圓200適用於半導體機台的測試,半導體機 鲁纟例如是化學氣相沈積機台。接著,於晶圓上形成移 除輔助層210。移除輔助層21〇的材料與形成方法例如是 以W氧基石夕烧為反應氣體源進行化學氣相沈積製程所形 成的氧化石夕層,或是以魏為反應氣體源進行化學氣相沈 積製程所形成的氧化石夕層。形成移除輔助層21〇所進行的 化學氣相沈積製程例如是電漿增強型化學氣相沈積製程。 請繼續參關Μ,在移除輔助層⑽ 常數介電層创。低介電常數介電層22G的材料 1290344 17661twf.doc/006 1 匕石夕、:由關應用材料公司所生產的Black Diamond材料 美國'若發系統有限公司所生產的Coral材料。低介電 系文;1電層220的形成方法例如是化學氣相沈積,如電漿 增強型化學氣相沈積法。 接著了參照圖2B,移除低介電常數介電層220。移 例*以、式·刻法,其所使㈣侧液例如是稀釋 的虱氟酸溶液。 、此外,在移除低介電常數介電層220之後,可移除移 除輔助層210 ’移除方法例如是濕式钱刻法,其所使用的 姓刻液例如的絲酸溶液。值得—提的是,辅助層 210也可以在移除低介電常數介電層220同時移除。 由於在低介電常數介電層220與晶圓200之間,形成 移除辅助層21G,所以移除低介電常數介電層220 ^ ,晶圓200上不會有低介電常數介電層22〇的殘留物殘 邊在移除移除輔助層210之後,晶圓200便可以重複使 用於半導體基台的測試中。 、上圖3為依照本發明之一實施例所繪示之半導體機台的 測試方法流程圖。 於晶圓上形成移除辅助層。 ,於移除辅助層上形成預定厚 測量低介電層常數介電層的 首先,在步驟S300中 然後,在步驟S310中 度的低介電常數介電層。 接著,在步驟S320中 …,丨,%广〜 了際厚度,並比較預定厚度與實際厚度,以斷 是否正常運作。 徊狨口 •,Ι290311™〇6 隨後,在步驟S330中,移除低介電常數介電層以及 移除辅助層。 由於在低介電常數介電層與晶圓之間,形成有一層移 除輔助層,所以移除低介電常數介電層與移除輔助層後, 晶圓上不會有大量殘留物殘留,因此晶圓在移除移除輔助 層後,便可以重複使用於測試機台。 表4半導體機台測試之實驗數據表,為依照習知以及 本發明的實施方式進行半導體機台測試所得到的實驗數據 圖表。實驗分四組進行,分別為比較例1、比較例2、實驗 例1以及實驗例2,且每一組實驗都重複做四次。 1290344 900/3OP.JI99I>l ^^tr 860 860 860 860 £90 ^.0 6 寸d i 86Ό 0060 86Ό 860 860 860 86Ό 860 (Y)i^l^ δ寸 εεοο寸 U6寸 ΓΠΑος §寸 88卜寸 寸S9寸 ιε寸寸 10卜寸 IU寸 00卜寸 00卜寸 00卜寸 00卜寸 00卜寸 00卜寸 00^ ^fflr 86Ό 860 86Ό 860 180 6ΑΌThe auxiliary layer is removed once, and then deposited:; outer Β2' ♦ 2: the actual thickness of the low dielectric tf dielectric layer deposited by human is in the pre-thickness, so the repeated use of the test wafer does not affect the measuring machine. The credibility of 'can reduce the cost of testing the wafer. The above and other objects, features, and advantages of the present invention will become more apparent and understood. A cross-sectional view of a film layer structure according to an embodiment of the present invention. Referring to FIG. 1, a film layer structure 110 is disposed on a wafer 100, such as a germanium wafer, which is suitable for testing semiconductor devices. The semiconductor device is, for example, a chemical vapor deposition machine. The film structure 110 includes a removal auxiliary layer 112 and a low-k dielectric layer 114. The removal auxiliary layer 112 is disposed on the wafer 100. Removal assistance The layer 112 is, for example, a ruthenium oxide layer formed by a chemical vapor deposition process using tetraethoxy decane (TEOS) as a reaction gas source, or a chemical vapor deposition process using decane (SiH4) as a reaction gas source. The yttrium oxide layer, wherein .1290344, 17661 twf.doc/006 forms a chemical vapor deposition process for removing the auxiliary layer 112, for example, a plasma enhanced chemical vapor deposition process. 蠓 Low dielectric constant dielectric layer 114 is set. Removal aid 112. The material of the low dielectric constant layer 114 is, for example, tantalum carbide, Biack Di_ndM material produced by Applied Materials, or manufactured by N〇velius, USA. C〇ral material. The formation method of the low-k dielectric layer 114 is, for example, a chemical vapor deposition method such as a plasma enhanced chemical vapor deposition method. The removal of the auxiliary layer 112 in the film structure 110 contributes to low The removal of the dielectric constant dielectric layer 114. After removing the low-k dielectric layer 114, a large amount of residue is not generated. Then, after removing the removal auxiliary layer 112, it is used for semiconductor machine testing. The wafer can be reused. Fig. 2 Α 2 Β Β 本 本 本 本 本 本 本 实施 实施 实施 剖面 剖面 剖面 剖面 剖面 剖面 剖面 剖面 剖面 剖面 剖面 剖面 剖面 剖面 剖面 剖面 剖面 剖面 剖面 剖面 剖面 剖面 剖面 剖面 剖面 剖面 剖面 剖面 剖面 剖面 剖面 剖面 剖面 剖面Circle 200, wafer 200 is, for example, a stone wafer, and wafer 200 is suitable for testing of a semiconductor machine, such as a chemical vapor deposition machine. Next, a removal auxiliary layer 210 is formed on the wafer. Remove the material and formation side of the auxiliary layer 21〇 The method is, for example, a oxidized stone layer formed by a chemical vapor deposition process using W-oxide as a reaction gas source, or a oxidized stone layer formed by a chemical vapor deposition process using Wei as a reaction gas source. The chemical vapor deposition process performed by removing the auxiliary layer 21 is, for example, a plasma enhanced chemical vapor deposition process. Please continue to participate in the removal of the auxiliary layer (10) constant dielectric layer. Low dielectric constant dielectric Material of layer 22G 1290344 17661twf.doc/006 1 匕石夕, Coral material produced by American Diamond Technology Co., Ltd., a Black Diamond material produced by Applied Materials. Low dielectric system; 1 method of forming the electrical layer 220 is, for example, chemical vapor deposition, such as plasma enhanced chemical vapor deposition. Next, referring to FIG. 2B, the low-k dielectric layer 220 is removed. The shifting method is in the form of a formula, and the (iv) side liquid is, for example, a diluted hydrofluoric acid solution. Further, after the removal of the low-k dielectric layer 220, the removable removal auxiliary layer 210' removal method is, for example, a wet money engraving method using a surname liquid such as a silk acid solution. It is worth mentioning that the auxiliary layer 210 can also be removed while removing the low-k dielectric layer 220. Since the removal auxiliary layer 21G is formed between the low-k dielectric layer 220 and the wafer 200, the low-k dielectric layer 220^ is removed, and the low dielectric constant dielectric is not present on the wafer 200. The residue of the layer 22 残留 after the removal of the removal auxiliary layer 210, the wafer 200 can be reused in the test of the semiconductor submount. FIG. 3 is a flow chart of a testing method of a semiconductor machine according to an embodiment of the invention. A removal auxiliary layer is formed on the wafer. Forming a predetermined thickness measurement low dielectric layer constant dielectric layer on the removal auxiliary layer First, in step S300, then, a low dielectric constant dielectric layer in step S310. Next, in step S320, ..., 丨, % is wide, and the thickness is compared with the actual thickness to determine whether or not the operation is normal. Mouth port •, Ι 290311TM 〇 6 Subsequently, in step S330, the low-k dielectric layer is removed and the auxiliary layer is removed. Since a layer of removal auxiliary layer is formed between the low-k dielectric layer and the wafer, a large amount of residue remains on the wafer after removing the low-k dielectric layer and removing the auxiliary layer. Therefore, after the wafer is removed and removed, the wafer can be reused in the test machine. Table 4 shows experimental data sheets for semiconductor machine testing, which are experimental data charts obtained by performing semiconductor machine testing in accordance with conventional and inventive embodiments. The experiment was carried out in four groups, Comparative Example 1, Comparative Example 2, Experimental Example 1, and Experimental Example 2, and each set of experiments was repeated four times. 1290344 900/3OP.JI99I>l ^^tr 860 860 860 860 £90 ^.0 6 inch di 86Ό 0060 86Ό 860 860 860 86Ό 860 (Y)i^l^ δ inch εεοο inch U6 inch ΓΠΑος § inch 88 inch inch S9 inch ιε inch inch 10 inch IU inch 00 inch inch 00 inch inch 00 inch inch 00 inch inch 00 inch inch 00 inch inch 00^ ^fflr 86Ό 860 86Ό 860 180 6ΑΌ

I 19Ό 86Ό 860 86Ό 860 860 860 0060 86Ό (Y)l^畸 οοεζI 19Ό 86Ό 860 86Ό 860 860 860 0060 86Ό (Y) l^畸 οοεζ

S <Ν6ε iei 68 寸ειS <Ν6ε iei 68 inch ει

%L%L

II 01II 01

IIII

(NI s tns τ 寸 寸 寸(NI s tns τ inch inch inch

Z +H<蹀 +smg蹀 +^ ^^$JSS 0 ^ +Bms雜 +a吨蹀Z +H<蹀 +smg蹀 +^ ^^$JSS 0 ^ +Bms Miscellaneous +a ton蹀

SS (Nf# 龠ik 1290344 17661twf.doc/006 如“^即為習知中沒有沈積移除輔助層的晶圓。比較 乂的貫驗方法為在晶圓上沈積一層47〇〇埃的低介電常數 二^ °然後’以稀釋的氫氟酸溶液進行濕絲刻600秒 = = 層。接著,測量經_後殘留的低 殘留的厚度都超㈣〇埃,可信度都為〇.9δ。隨後電^沈 層埃的低介電常數介電層於晶圓上,測量其厚度〇 舁可知度’第二次沈積的低介電常數介 = 0埃,可信度為0.98。比較例!中,因為沒::= 輔助層,低介電常數介電層容易與晶圓反應,因此益^ 低介電常數介電層移除乾淨,使第二次沈 電$ 介電層的實際厚度比預定厚度高。積的低w電吊數 比較例1、實驗例i與實驗例2為在低介電常 層與晶圓之間,沈積一層移除辅助層。 比較例2的貫驗方法為在晶圓上沈積一層以石夕烧為反 S體目沈㈣細彡朗氧切層為移除辅 助層。接者,在私除辅助層上沈積一層侧埃的低 ί介!二fr以稀釋的氫氟酸溶液進行濕式侧_ 秒’以移除低介電常數介電層及移除辅助層。繼之,測量 雜刻後殘留物的厚度以及可信度,殘留物的厚度約在7〇 :助1二,有之:曰1 二可信度約在〇.60〜〇·85間,可能是因為 辅助層/又有去除乾淨,所以無法準確測量殘留物厚度。之 後’在晶圓上沈積另一層以石夕院為反應氣體源進行化學氣 相沈積製程形成的氧化石夕層為移除辅助層。隨後,再沈積 13 twf.doc/006 1290344 17661 一層4700獅财電錄輕層於晶圓上 的低介電常數介電層的厚度約、= 埃480(H矢之間,但可信度約在〇 45〜〇 75之間 為移除輔助層沒㈣除乾淨,導致·無辑確。⑺ ^例1的實驗方法為在晶圓上沈積—相四 ==應氣體源進行化學氣相沈積製程形成的氧化“ 為私除輔助層。接著,在移除輔助層上沈積—層侧 ^介電常數介電層。然後,以稀釋的氫氟酸溶 、式 钱刻_秒’以移除低介電常數介電層及移除丁:= =]=議留物的厚度以及可信度,殘留物的厚 在η埃以下,可信度皆為0.98。之後,在晶圓上沈 =另-層以四乙氧基魏為反顧魏進行化學氣相 衣程形成的氧化石夕層為移除辅助層。接著,隨後十浐 -^ 470,的低介電常數介電層於晶圓上,測量其厚= 可尨度,第二次沈積的低介電常數介電層厚度皆小於 埃,可信度皆為0.98。實驗例!增加了移除辅助層、 除低介電常數介電層與移除辅助層後,晶圓上 物。因此,第二次沈積的低介電常數介電 趨近於預定厚度。 只丨不与度月匕 則ίΪΓ2的實驗方法為在晶圓上沈積—相魏為反 應亂體源進行化學氣相沈積製程形成的氮化石夕 助:。接著,在移除輔助層上沈積一層伽埃的低=常 ^電層。然後’以稀釋的氫氟酸溶液進行濕式钱刻細 秒’以移除低介電常數介電層及移除輔助層。繼之,測量 14 • I29〇344t wf.doc/006 經蝕刻後殘留物的厚度以及可信度,殘留物的厚度都在u . 埃以下,可信度皆為〇·98。之後,在晶圓上沈積另一層以 矽烷為反應氣體源進行化學氣相沈積製程形成的氮化矽層 為移除輔助層。隨後,再沈積一層47〇〇埃的低介電常數介 電,於aa圓上,測量其厚度與可信度,第二次沈積的低介 電常數介電層厚度皆小於侧埃,可信度皆為〇·98。實 驗例2增加了移除辅助層,使移除低介電常數介電層與移 φ 除辅助層後,晶圓上沒有殘留物。因此第二次沈積的低介 電常數介電層的實際厚度能趨近於預定厚度。 由上述貫驗例可知,實驗例丨、2中所使用的移除辅 助層,使晶圓在移除低介電常數介電層後,能夠清除乾淨 而不產生殘留,且第二次沈積的低介電常數介電層的實際 ^度,可以準確的趨近於預定厚度。因此,由實驗結果可 =知較佳的移除輔助層為以四乙氧基石规為反應氣體源進 =化學氣相沈積製程形成的氧化梦層,以及以雜為反應 進行化學氣減積製細彡成的氮化石夕層。 综上所述,本發明所使用的半導體機台測試法至少具 有下列優點: ^測試機台所使用的測試晶圓在形成低介電常數介電 二之w,先形成移除漏層,使得晶圓上沒有大量低介電 讀介電層的殘留物殘留。在移除移除辅助層之後,晶圓 便可以重複使用於半導體基台的測試中。 2·使用過的測试晶圓’移除低介電常數介電層與移除 助層後。接著’沈積移除輔助層,再沈積一層低介電常 1290344 17661twf.doc/006 數介電層。第二次沈積的低介電常數介電層的 因此重複使用測試晶圓,不會影響測ί 了心度,可以降低職晶圓的消耗成本。 雖然本發明已以較佳實施例揭露如上,然其並非 本發明,任何熟習此技藝者,在不脫離本發明之精神 可作些許之更動與潤飾,因此本發明之保】 範圍當視後附之申請專利範圍所界定者為 ’、 【圖式間早5兄明】 '' 面圖圖1為依照本發明之—實施例所%示之膜層結構的剖 雷^ im2 b為依照本發明之一實施例所繪示之低介 電吊數;I電層的移除方法剖面圖。 圖3為依照本發明之—眚絲 測試方法錄圖。 ^例鱗私料體機台的 【主要元件符號說明】 100、200 :晶圓 110 :膜層結構 112、210 ·移除辅助層 114、220 :低介電常數介電層 S300、S31〇、S320、S33〇:步驟標號 16SS (Nf# 龠ik 1290344 17661twf.doc/006 such as "^ is the wafer in the prior art that does not deposit the auxiliary layer. The more rigorous method is to deposit a layer of 47 angstroms of low dielectric on the wafer. The electric constant is 2 ° ° then 'wet wire engraving with diluted hydrofluoric acid solution for 600 seconds = = layer. Then, the residual low residual thickness after measurement is over (four) 〇, the credibility is 〇. 9δ. Subsequently, the low-k dielectric layer of the electrode layer is deposited on the wafer, and the thickness is measured. The low-dielectric constant of the second deposition is 0 angstrom, and the reliability is 0.98. In the example!, because there is no ::= auxiliary layer, the low-k dielectric layer is easy to react with the wafer, so the low dielectric constant dielectric layer is removed cleanly, so that the second time sinks the dielectric layer. The actual thickness is higher than the predetermined thickness. The comparison of the low-w electrical suspension of the first example, the experimental example i and the experimental example 2 are to deposit a layer of the removal auxiliary layer between the low-dielectric normal layer and the wafer. The test method is to deposit a layer on the wafer with the stone shovel as the anti-S body sinking (four) fine 彡 氧 切 cut layer to remove the auxiliary layer. The receiver is on the private auxiliary layer. A layer of side angstroms is low! The second fr is wetted with a hydrofluoric acid solution for wet side _ seconds to remove the low-k dielectric layer and remove the auxiliary layer. Then, the residue after the measurement is measured. Thickness and credibility, the thickness of the residue is about 7 〇: help 1 2, there is: 曰 1 2 credibility is about 60.60~〇·85, probably because the auxiliary layer / has been removed Therefore, it is impossible to accurately measure the thickness of the residue. Then, another layer of oxidized stone formed by chemical vapor deposition process using Shi Xiyuan as a reactive gas source is deposited on the wafer as an auxiliary layer for removal. Subsequently, 13 twf is deposited. .doc/006 1290344 17661 A layer of 4700 lions is lightly layered on the wafer with a low dielectric constant dielectric layer thickness of about = AH (between H and Y, but the confidence is about 〇45~〇75 The removal of the auxiliary layer is not (4) except that it is clean, resulting in no correction. (7) ^The experimental method of Example 1 is to deposit on the wafer - phase four == the oxidation of the gas source formed by the chemical vapor deposition process" Privately remove the auxiliary layer. Next, deposit the layer-side dielectric constant dielectric layer on the removal auxiliary layer. The hydrofluoric acid solution, the type of money engraved _ sec' to remove the low-k dielectric layer and remove the butyl: = =] = the thickness and reliability of the retentate, the thickness of the residue below η angstroms, The reliability is 0.98. After that, in the wafer sinking = another layer, the oxidized stone layer formed by the chemical vapor phase process is treated with tetraethoxy Wei as the removal auxiliary layer. Then, ten低-^ 470, a low-k dielectric layer on the wafer, measuring its thickness = susceptibility, the second deposited low-k dielectric layer thickness is less than angstroms, the credibility is 0.98. Experimental Example! Added on-wafer after removing the auxiliary layer, removing the low-k dielectric layer and removing the auxiliary layer. Therefore, the low dielectric constant dielectric of the second deposition approaches a predetermined thickness. The experimental method of ΪΓ ΪΓ ΪΓ ΪΓ ΪΓ ΪΓ ΪΓ ΪΓ ΪΓ ΪΓ ΪΓ ΪΓ ΪΓ 在 在 在 在 在 在 在 在 在 在 在 在 在 在 在 在 在 在 在 在 在 在 在 在 在 在 在 在Next, a low-constant layer of gay is deposited on the removal auxiliary layer. Then, wet-wetting is performed with a diluted hydrofluoric acid solution to remove the low-k dielectric layer and remove the auxiliary layer. Then, measure 14 • I29〇344t wf.doc/006 The thickness and reliability of the residue after etching, the thickness of the residue is below u. The reliability is 〇·98. Thereafter, another layer of a tantalum nitride layer formed by a chemical vapor deposition process using decane as a reactive gas source is deposited on the wafer as an auxiliary layer. Subsequently, a low dielectric constant dielectric of 47 angstroms was deposited on the aa circle to measure the thickness and reliability. The thickness of the second deposited low dielectric constant dielectric layer was less than the lateral angstrom. The degree is 〇·98. Experiment 2 added the removal of the auxiliary layer so that the removal of the low-k dielectric layer and the removal of the auxiliary layer had no residue on the wafer. Therefore, the actual thickness of the second deposited low dielectric constant dielectric layer can approach a predetermined thickness. It can be seen from the above-mentioned examples that the removal of the auxiliary layer used in the experimental examples 2, 2, after the removal of the low-k dielectric layer, the wafer can be cleaned without residue, and the second deposition The actual thickness of the low-k dielectric layer can be accurately approximated to a predetermined thickness. Therefore, from the experimental results, it can be known that the preferred removal auxiliary layer is an oxidized dream layer formed by a chemical vapor deposition process using a tetraethoxy stone gauge as a reactive gas source, and a chemical gas reduction system by a heterogeneous reaction. Finely divided nitride layer. In summary, the semiconductor machine test method used in the present invention has at least the following advantages: ^ The test wafer used in the test machine forms a low dielectric constant dielectric, and first forms a removal drain layer, so that the crystal There is not a large amount of residue remaining in the low dielectric read dielectric layer on the circle. After the removal of the auxiliary layer is removed, the wafer can be reused in the testing of the semiconductor submount. 2. Used test wafers 'Remove the low-k dielectric layer and remove the help layer. The deposition layer is then removed and a low dielectric dielectric layer of 1290344 17661 twf.doc/006 is deposited. The second deposition of the low-k dielectric layer thus reuses the test wafer without affecting the measurement and reducing the cost of the wafer. Although the present invention has been disclosed in the above preferred embodiments, it is not intended to be a part of the present invention, and the invention may be modified and modified without departing from the spirit of the invention. The scope of the patent application is defined as ', [figure room 5 brothers and sisters] '' face view FIG. 1 is a cross-sectional view of the film layer structure according to the embodiment of the present invention. A low dielectric suspension number as shown in one embodiment; a cross-sectional view of a method of removing an I electrical layer. Fig. 3 is a view showing a method of testing a twisted yarn according to the present invention. [Main component symbol description] 100, 200: Wafer 110: film structure 112, 210 · Removal of auxiliary layers 114, 220: low dielectric constant dielectric layers S300, S31, S320, S33〇: Step number 16

Claims (1)

• ,I29034t— 十、申請專利範圍: 1·一種膜層結構,設置於一晶圓上,適用於一半導體 機台的測試中,該膜層結構包括: 一移除辅助層;以及 一低介電常數介電層,設置於該移除輔助層上。• I29034t—10. Patent application scope: 1. A film structure, which is disposed on a wafer and is suitable for testing in a semiconductor machine. The film structure includes: a removal auxiliary layer; and a low-level interface A dielectric constant dielectric layer is disposed on the removal auxiliary layer. 2·如申請專利範圍第1項所述之膜層結構,其中該移 除輔助層包括以四乙氧基石夕烧(TEOS)為反應氣體源進行 一化學氣相沈積製程所形成的一氧化矽層。 3·如申請專利範圍第2項所述之膜層結構,其中該化 學氣相沈積製程包括一電漿增強型化學氣相沈積製程。 4·如申請專利範圍第1項所述之膜層結構,其中該移 除輔助層包括以矽烷(SiH4)為反應氣體源進行一化學氣相 沈積製程所形成的一氮化梦層。 ;; 5·如t料纖圍第1項所述之膜層結構,其中該 導體機台包括一化學氣相沈積機台。 Λ 6·如申請專利範圍第i項所述之膜層結構,盆中 介電常數介電層的材料為碳切、由美國應用材料么;;司 (Applied Black Diamond ^ μ M 話發糸統有限公司(N〇vellus)所生產的c〇ral材料。、 圓包專利顧第1項所述之膜層結構,其令該晶 置/二=2^介電層的移除方法,適用於移除設 置於-日日5U_低介電常數介 該低介電常數介電層之前,先θ,、似在於在心成 J无形成一移除辅助層,再移除 17 I29〇3liitwf.doc/〇〇6 該低介電常數介電層。 9·如申明專難目第8項所述之低介電常數介電層的 私除方法’其巾該移除辅助層包括以四乙氧基魏(TE⑹ ,反應氣粗源细—化學氣相沈積製賴形成的—氧化石夕 夕10·如申料利範圍第9項所述之低介電常數介電層 的和,方法’其巾該化學氣相沈積製程包括2. The film structure according to claim 1, wherein the removal auxiliary layer comprises cerium oxide formed by a chemical vapor deposition process using tetraethoxy zephyr (TEOS) as a reaction gas source. Floor. 3. The film structure of claim 2, wherein the chemical vapor deposition process comprises a plasma enhanced chemical vapor deposition process. 4. The film structure of claim 1, wherein the removal auxiliary layer comprises a nitride layer formed by a chemical vapor deposition process using decane (SiH4) as a reactive gas source. 5. The film structure as described in item 1, wherein the conductor machine comprises a chemical vapor deposition machine. Λ 6· As claimed in the patent scope of item i, the material of the dielectric constant dielectric layer of the basin is carbon cut, applied by the United States;; Division (Applied Black Diamond ^ μ M The c〇ral material produced by the company (N〇vellus), the film structure described in the patent of the round package, which makes the method of removing the crystal/two=2^ dielectric layer suitable for shifting Except that the 5U_low dielectric constant is set to the low dielectric constant dielectric layer before θ, it seems that no auxiliary layer is formed in the core, and then 17 I29〇3liitwf.doc/ 〇〇6 The low-k dielectric layer. 9. The private method for dissolving the low-k dielectric layer as described in Item 8 Wei (TE (6), the reaction gas is coarsely sourced - the chemical vapor deposition is formed by the oxidized stone - Xi Xi 10 · The sum of the low dielectric constant dielectric layer as described in claim 9 of the scope, the method Chemical vapor deposition process includes 化學氣相沈積製程。 κ S孓 夕U·如申請專利範圍第8項所述之低介電常數介電層 ’其中該移除輔助層包括以魏卿4)為反應 跳胆源進行—化學氣相沈積製程所形成的-氮化石夕層。 、夕12·如申請專利範圍第8項所述之低介電常數介電層 的私除方法,其巾雜該低介電常數介電層的方法包括一 濕式姓刻法。 、夕13·如申請專利範圍* 12項所述之低介電常數介電層Chemical vapor deposition process. κ S孓 U U · as described in claim 8 of the low dielectric constant dielectric layer 'where the removal of the auxiliary layer including Wei Qing 4) as a reaction source of bile source - chemical vapor deposition process - nitrite layer. [12] The method for privately dividing a low-k dielectric layer as described in claim 8 of the patent application, wherein the method of disposing the low-k dielectric layer comprises a wet-type method. , eve 13 · as claimed in the patent scope * 12 low dielectric constant dielectric layer 的,除方去,其中該濕式姓刻法所使用的蝕刻液包括 氳氟酸。 子 夕14·如申請專利範圍第8項所述之低介電常數介電層 的移除方法,其巾該低介電常數介電層的倾為碳化石夕、曰 由美國應用材料公司(Applied Material)所生產的 Diamond材料或由美國諾發系統有限公司(Ν_ιι 產的Coral材料。 生 15·如申請專利範圍第8項所述之低介電常數介電 的移除方法,其巾該晶圓包财晶圓。 ㈢ 18 • 12%3 抵 twf.doc/006 16.—種半導體機台的測試方法,包括·· 提供一晶圓; 於該晶圓上形成一移除輔助層; 於该移除輔助層上形成一預定厚度的一低介電常數介 電層; 測I該低介電層常數介電層的一實際厚度;In addition to the square, the etching solution used in the wet type engraving method includes fluoric acid. The method for removing the low-k dielectric layer as described in claim 8 of the patent application, wherein the low-k dielectric layer is turned into a carbon carbide, and the US Applied Materials Corporation Applied Material) Diamond material produced by American Novo Systems Co., Ltd. (Coral material produced by Ν_ιι. Raw 15 · The method of removing low dielectric constant dielectric as described in claim 8 of the patent application, Wafer-packed wafers. (3) 18 • 12%3 to twf.doc/006 16. A test method for a semiconductor machine, including: providing a wafer; forming a removal auxiliary layer on the wafer; Forming a low-k dielectric layer of a predetermined thickness on the removal auxiliary layer; measuring an actual thickness of the low dielectric constant dielectric layer; 比較该預定厚度與該實際厚度,以判斷該沈積機台是 否正常運作; 以及 布夕除該低介電常數介電層 移除該移除輔助層。 、17·如申請專利範圍第16項所述之半導體機台的測試 方,,其中該移除輔助層包括以四乙氧基矽烷(TE〇s)為反 應氣體源崎—化學IU目沈積製程卿成的-氧化石夕層。 、18·如申請專利範圍第17項所述之半導體機台的測試 方法,其中該化學氣相沈積製程包括一電漿增強型化 相沈積製程。 ”Comparing the predetermined thickness with the actual thickness to determine whether the deposition machine is functioning normally; and removing the removal auxiliary layer from the low dielectric constant dielectric layer. 17. The tester of the semiconductor machine according to claim 16, wherein the removal auxiliary layer comprises a tetrakis-oxygen decane (TE〇s) as a reaction gas source-salt-chemical IU-mesh deposition process Qing Cheng's - oxidized stone layer. 18. The method of testing a semiconductor machine according to claim 17, wherein the chemical vapor deposition process comprises a plasma enhanced phase deposition process. ” 、19.如申請專利範圍第16項所述之半導體機台的測試 方^,其找移除辅助層包括以魏卿4)為反應氣體源 進行一化學氣相沈積製程所形成的一氮化矽層。 、2〇.如申請專利範圍第16項所述之半導體機台的測試 方法’其巾移_低介電常數介電層及該移除輔助層的二 法包括一濕式|虫刻法。 、' 21.如申請專利範圍第2〇項所述之半導體機台的 方法’其中该濕式姓刻法所使用的蝕刻液包括稀釋氫氟酸。 19 I29〇3ij ltwf.doc/006 22·如申請專利範圍第16項所述之半導體機台的測試 • 方法,其中該半導體機台包括一化學氣相沈積機台。 • 23·如申請專利範圍第16項所述之半導體機台的測試 方法,其中該低介電常數介電層的材料為碳化矽、由美國 ,材料 Α 司(Applied Material)戶斤生產的 Black Diamond 材料或由美國諾發系統有限公司(Novellus)所生產的Coral 材料。 % 24·如申請專利範圍第16項所述之半導體機台的測試 法,其中該晶圓包括矽晶圓。 2019. The test device of the semiconductor machine described in claim 16 of the patent application, wherein the removal of the auxiliary layer comprises a nitridation formed by a chemical vapor deposition process using Weiqing 4) as a reactive gas source.矽 layer. 2. The method of testing a semiconductor machine as described in claim 16 of the patent application, wherein the method of removing the low dielectric constant dielectric layer and the removing the auxiliary layer comprises a wet method. The method of the semiconductor machine of claim 2, wherein the etching solution used in the wet type method comprises dilute hydrofluoric acid. 19 I29〇3ij ltwf.doc/006 22. The method of the semiconductor machine of claim 16, wherein the semiconductor machine comprises a chemical vapor deposition machine. • A test method for a semiconductor machine as described in claim 16 wherein the low dielectric constant dielectric layer is made of tantalum carbide and is produced by the United States and Applied Materials. Diamond material or Coral material produced by Novellus, USA. %24. The method of testing a semiconductor machine according to claim 16, wherein the wafer comprises a germanium wafer. 20
TW94139586A 2005-11-11 2005-11-11 Structure of layers and removing method thereof and method of testing the semiconductor machine TWI290344B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW94139586A TWI290344B (en) 2005-11-11 2005-11-11 Structure of layers and removing method thereof and method of testing the semiconductor machine

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW94139586A TWI290344B (en) 2005-11-11 2005-11-11 Structure of layers and removing method thereof and method of testing the semiconductor machine

Publications (2)

Publication Number Publication Date
TW200719405A TW200719405A (en) 2007-05-16
TWI290344B true TWI290344B (en) 2007-11-21

Family

ID=39301421

Family Applications (1)

Application Number Title Priority Date Filing Date
TW94139586A TWI290344B (en) 2005-11-11 2005-11-11 Structure of layers and removing method thereof and method of testing the semiconductor machine

Country Status (1)

Country Link
TW (1) TWI290344B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2022142089A1 (en) * 2020-12-30 2022-07-07 长鑫存储技术有限公司 Method for detecting gas tightness of furnace device
US11788923B2 (en) 2020-12-30 2023-10-17 Changxin Memory Technologies, Inc. Method for detecting gas tightness of furnace tube device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2022142089A1 (en) * 2020-12-30 2022-07-07 长鑫存储技术有限公司 Method for detecting gas tightness of furnace device
US11788923B2 (en) 2020-12-30 2023-10-17 Changxin Memory Technologies, Inc. Method for detecting gas tightness of furnace tube device

Also Published As

Publication number Publication date
TW200719405A (en) 2007-05-16

Similar Documents

Publication Publication Date Title
TWI261867B (en) SOI substrate and method for manufacturing the same
TW460973B (en) Method and apparatus for monitoring the process state of a semiconductor device fabrication process
TW550661B (en) Method of etching organic antireflection coating (ARC) layers
CN100576475C (en) Low-pressure removal of photoresist and etch residues
JP5412517B2 (en) Barrier layer removal method and apparatus
TW533502B (en) Manufacturing method of semiconductor integrated circuit device
TW479288B (en) Method of manufacturing trench type element isolation structure
TW200849377A (en) Pulsed ultra-high aspect ratio dielectric etch
TW200809923A (en) Dual-damascene process to fabricate thick wire structure
TW200845173A (en) Method of manufacturing a semiconductor device and a semiconductor manufacturing equipment
TWI257644B (en) Method of manufacturing semiconductor device
JP3420205B2 (en) Method for manufacturing semiconductor device
TWI231568B (en) Method for forming ruthenium storage node of semiconductor device
TWI290344B (en) Structure of layers and removing method thereof and method of testing the semiconductor machine
TW200532790A (en) Chamber cleaning method
TW201044461A (en) Strip with reduced low-k dielectric damage
TW389955B (en) Method of cleaning contact hole of semiconductor device
TW399268B (en) Methods and compositions for post-etch layer stack treatment in semiconductor fabrication
TW544696B (en) Process for fabricating an electronic component incorporating an inductive microcomponent
CN102054754A (en) Manufacturing method for metal interconnection line
JP4547289B2 (en) Manufacturing method of semiconductor device
TWI279875B (en) WAT process to avoid wiring defects
US20230223301A1 (en) Method of removing barrier layer
TW517271B (en) Method of manufacturing semiconductor device
TWI375241B (en) Storage node of stack capacitor and fabrication method thereof