TW536771B - Integrated circuit testing apparatus and method for semiconductor wafer with auto-reset fuse - Google Patents
Integrated circuit testing apparatus and method for semiconductor wafer with auto-reset fuse Download PDFInfo
- Publication number
- TW536771B TW536771B TW91106222A TW91106222A TW536771B TW 536771 B TW536771 B TW 536771B TW 91106222 A TW91106222 A TW 91106222A TW 91106222 A TW91106222 A TW 91106222A TW 536771 B TW536771 B TW 536771B
- Authority
- TW
- Taiwan
- Prior art keywords
- test
- short
- circuit
- integrated circuit
- probes
- Prior art date
Links
Landscapes
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
Abstract
Description
536771536771
五、發明說明(1) 發明領域 本毛明係為一種半導體晶圓之積體電路測試穿置盘 法,尤指一種具自復保險絲之半導體晶圓之積體電 裝置與方法。 &别成 發明背景 習知的一半導體晶圓積體電路測試裝置乃是利用一妓 享測試訊號(shared driver signal )測試所有待:則一 (DUTs)。請參閱第一圖,係習知半導體晶圓積體電ς 裝置之電路方塊圖。如第一圖所示,該半導體晶圓辨ς 路測試裝置100,其包含:一測試器1〇1以及複數個探針 104,該測試器101具有一測試通道(channel ) 1〇2,該測 試Is 1 0 1提供一測試訊號經由該測試通道丨〇 2傳送至複數個 待測元件1 0 3,用以測試該複數個待測元件丨〇 3是否為正常 之元件。該複數個探針1 04,其一端係電連接該測試器通$ 道1 0 2,共享該測試訊號,另一端係分別電連接複數個待 測元件1 03。然而在此測試過程中,若其中一待測元件為 一短路電路,則因為該短路之待測元件則使得該共享測試 訊號成為一接地訊號(一般為〇v ),造成元件檢測之誤 判’實為本案欲解決之一重要課題。 為避免任一待測元件之短路效應,所造成檢測之誤 差。職是之故,本發明鑒於習知技術之缺失,乃思及改良V. Description of the invention (1) Field of the invention The present invention is a method for testing integrated circuit of integrated circuits for semiconductor wafers, especially an integrated electrical device and method for semiconductor wafers with resettable fuses. & Bie Cheng Background of the Invention A conventional semiconductor wafer integrated circuit test device uses a shared driver signal to test all devices: DUTs. Please refer to the first figure, which is a circuit block diagram of a conventional semiconductor wafer integrated device. As shown in the first figure, the semiconductor wafer discrimination test apparatus 100 includes: a tester 101 and a plurality of probes 104. The tester 101 has a test channel 102. The test Is 101 provides a test signal to be transmitted to the plurality of components under test 10 through the test channel 〇 02 to test whether the plurality of components under test 〇 03 is a normal component. One end of the plurality of probes 104 is electrically connected to the tester channel 102, and the test signal is shared, and the other end is electrically connected to the plurality of components under test 103 respectively. However, during this test, if one of the components under test is a short circuit, the shared test signal becomes a ground signal (generally 0v) because of the short-circuited component under test. This is an important issue to be resolved in this case. In order to avoid the short circuit effect of any DUT, the detection error will be caused. Therefore, the present invention considers and improves in view of the lack of known technology.
536771536771
發明之意念,發明出本案之 積體電路測試裝置與方法』 『具自復保險絲之半 導體晶圓 發明概述 本發明之 體晶圓積體電 與該短路之待 斷路,使與該 緣’避免造成 本發明之 電阻之半導體 件短路時,與 動成為一斷路 的在於提供一 路測試 測元件 短路之 其餘待 次要目 晶圓積 該短路 ,使與 避免造 他探針絕緣, 根據本案 置,其包含:一測試 試器提供一測試訊號 該複數個探針其一端 訊號,另一端係分別 短路絕緣裝置,該複 個探針,當其中任一 件相連接之該短路絕 之遠探針與其他探針 相連接 待測元 測元件 的在於 體電路 之待測 該短路 成其餘 之 件連接 之誤判 提供一 任一待測元件短路時, 復保險絲係自動成為一 之該探針與其他探針絕 種具正溫 置,當其 測試裝 元件相連接之一 之待測 待測元 之構想,一種半導體 器,該 經由該 係電連 電連接 數個短 待測元 緣裝置 絕緣。 測試通 接該測 複數個 路絕緣 件短路 係使與 元件連接 件之誤判 晶圓之積 具有一測 道輪出; 試器通道 待測元件 裝置係分 時,與該 該短路之 度係數之熱敏 中任一待測元 熱敏電阻係自 之該探針與其 〇 體電路測試裝 試通道,該測 複數個探針, ’共享該測試 ;以及複數個 別連接該複數 短路之待測元 待測元件連接^ 536771 五、發明說明(3) 根據上述之構想 該短路絕緣裝置係成 根據上述之構想 險絲。 根據上述之構想 其中與該短路之待测元件相連接之 斷路。 丈牧< 其中該短路絕緣裝置係為一自復保 僻瓜其中該複數個短路絕緣梦罟尨 連接該複數個探針與該等待測元件之間。 、’、为別 根據上述之構想,其中該複數個短路絕 連接該複數個探針與該測試器之間。 & 係为別 根據上述之構想,其中該短路絕 阻 豕衣罝係為一熱敏電 數 根據上述之構想’其中該熱敏電阻具有—正溫度係 其中該待以件係為—半導體晶圓 其中該探針係電連接該待測元件之 根據上述之構想 之一積體電路。 根據上述之構想 一焊墊。 路測試方法,:包:;供:J半導體晶圓之積體霄 導體晶圓具有複數個待測元件;提;:=體晶圓,該4 電路測試裝置,該積體電路測試裝置呈古2體晶圓之積潑 個探針,該測試器具有—測試通道,;=:測試器與複自 :號經由該測試通道輪出,該複數個器提供-測羞 =器通道,共享該測試訊 端係電連, 複數個待測元件;當其中任一待測;件工別= 536771 五、發明說明(4) 短路之待測元 根據上述 裝置更包含複 係分別連接該 與該短路之待 路之待測元件 根據上述 該短路絕緣裴 根據上述 險絲。 根據上述 複數個探針與 根據上述 連接該複數個 根據上述 阻。 根據上述 數。 根據上述 一焊塾。 根據上述 測元件之前, 件,係使與該 斷路。 件相連 之構想 數個短 複數個 測元件 相連接 之構想 置係成 之構想 之構想 該等待 之構想 探針與 夂構想 之構想 之構想 之構想 先利用 短路待 接=該探針與其他探針絕緣。 路絕導體晶圓之積體電路測試 該複數個短路絕緣裝置 相、隶;&田一中任一待測元件短路時, 之$ ί之該短路絕緣裝置係使與該短 之忒探針與其他探針絕緣。 ,其中與該短路之待測元件相連接之 一斷路。 其中該短路絕緣裝置係為 復保 ,其中該短路絕緣裝置係分別連接該 測元件之間。 ,其中該複數個短路絕緣裝置係分別 該測試器之間。 ’其中該短路絕緣裝置係為一熱敏電 ’其中該熱敏電阻具有一正溫度係 ’其中該探針係電連接該待測元件 之 ’其中在該測試訊號測試該複數個待 一正電壓訊號,測試該複數個待測元 測元件相連接之該短路絕緣裝置虑—The idea of the invention, invented the integrated circuit test device and method of the present invention "" Semiconductor wafer with resettable fuses "Summary of the invention The integrated circuit of the integrated circuit of the present invention is to be disconnected from the short circuit, so as to avoid the cause When the semiconductor component of the resistor of the present invention is short-circuited, the actuation becomes an open circuit in order to provide a test circuit for the short circuit of the remaining element, and the short-circuit of the secondary target wafer should be integrated to prevent and avoid the creation of other probes. : A tester provides a test signal. One end of the plurality of probes is a signal, and the other end is a short-circuit insulation device. The plurality of probes, when any one of them is connected, the short-circuited remote probe and other probes The pin is connected to the measuring element, which is the short circuit of the body circuit to be tested, and the remaining parts are misjudged. When any one of the tested components is short-circuited, the fuse will automatically become one of the probe and other probe extinctions with positive temperature. The concept of a device under test when one of its test components is connected to a device under test. Take several short edges of the test element insulation means. Testing the short circuit of the plurality of circuit insulators through the test means that the product with the component connector misjudges the wafer to have a test track roll out; when the tester channel is under test, the heat of the coefficient of degree with the short circuit The thermistor of any unit under test is from the probe and its body circuit test installation test channel, the test is a plurality of probes, 'share the test; and a plurality of individual units under test are connected to the plurality of short circuits to be tested. Component connection ^ 536771 V. Description of the invention (3) According to the above concept, the short-circuit insulation device is a fuse according to the above concept. According to the above concept, the open circuit is connected to the short-circuited DUT. Zhang Mu < wherein the short-circuit insulation device is a self-recovery protection melon, wherein the plurality of short-circuit insulation nightmare is connected between the plurality of probes and the waiting-for-test element. , ', Is different. According to the above concept, the plurality of short circuits are connected between the plurality of probes and the tester. & is not based on the above concept, where the short-circuit insulation resistance is a thermistor electric number according to the above concept 'where the thermistor has -positive temperature system where the standby system is-semiconductor crystal One of the integrated circuits according to the above concept is that the probe is electrically connected to the DUT. According to the above idea, a pad. Road test method, package :; supply: J semiconductor wafer integrated semiconductor conductor wafer has a plurality of components to be tested; mention; == bulk wafer, the 4 circuit test device, the integrated circuit test device is ancient A probe is deposited on a 2-body wafer, and the tester has a test channel; =: The tester and the complex number are rotated out through the test channel, and the plurality of devices provide a -test = device channel, sharing the The test signal terminal is an electrical connection, a plurality of components to be tested; when any one is to be tested; part number = 536771 V. Description of the invention (4) The short-circuited unit under test according to the above-mentioned device further includes a complex system to connect the short circuit The component to be tested is based on the short-circuit insulation according to the above-mentioned fuse. Connect the plurality of probes according to the above and connect the plurality of probes according to the above according to the above. Based on the above number. According to the above one welding grate. According to the above test device, the circuit is disconnected. The concept of the connection of several pieces. The concept of the connection of several short and multiple test elements. The concept of the conception. The conception of the waiting concept and the conception of the conception of the conception. insulation. The integrated circuit of the insulated conductor wafer tests the phases of the plurality of short-circuit insulation devices. When any one of the components under test is short-circuited, the short-circuit insulation device is connected to the short probe and other components. Probe insulation. Among them, an open circuit is connected to the short-circuited DUT. The short-circuit insulation device is a re-protection device, and the short-circuit insulation device is connected between the measuring elements, respectively. Among them, the plurality of short-circuit insulation devices are respectively between the testers. 'Where the short-circuit insulation device is a thermistor', where the thermistor has a positive temperature system, 'where the probe is electrically connected to the device under test', and where the plurality of test voltages are tested at the test signal Signal to test the short-circuit insulation device connected to the plurality of elements under test—
第7頁 536771 五、發明說明(5) 本案得藉由以下列圖示與詳細說明,俾得一更深入之 了解。 圖示符號說明 100 :半導體晶圓積體電路 測試裝置 1 0 2 :測試通道 1 0 4 :探針 2 0 1 :測試器 2 〇 3 :自復保險絲 2 0 5 :待測元件 較佳實施例說明 1 〇 1 :測試器 1 0 3 ·待測元件 200 :半導體晶圓之積體 電路測試裝置 2 0 2 :探針 204 :測試通道 请參閱第一圖’係本案較佳實施例之一種具自復保險 絲之半導體晶圓之積體電路測試裝置之電路方^鬼圖。如第 二圖所示,一種半導體晶圓之積體電路測試裝置2〇〇,其 包含一測試器(tester ) 201、一探針卡(pr〇be card ) · 具有複數個探針2 02以及複數個自復保險絲(別1:〇 — 1^34 f use ) 203。該測試器201具有一測試通道(tester cannel ) 204 ’該測試器201提供一共享之測試訊號經由該 測試通道2 0 4輸出。該探針卡係電連接該測試哭通道2 〇 4,Page 7 536771 V. Description of the invention (5) This case can be understood in more detail by the following diagram and detailed description. Description of pictographs 100: Semiconductor wafer integrated circuit test device 102: Test channel 1 104: Probe 2 01: Tester 2 03: Resettable fuse 2 0 5: Preferred embodiment of the device under test Explanation 1 〇1: Tester 103. DUT 200: Integrated circuit test device for semiconductor wafers 2 02: Probe 204: Please refer to the first figure for the test channel. Circuit diagram of integrated circuit test device for resettable fuse semiconductor wafer. As shown in the second figure, a semiconductor wafer integrated circuit test device 200 includes a tester 201, a probe card, and a plurality of probes 202 and A plurality of self-resetting fuses (other 1: 0—1 ^ 34 f use) 203. The tester 201 has a tester cannel 204 ′. The tester 201 provides a shared test signal to be outputted through the tester channel 204. The probe card is electrically connected to the test cry channel 2 04,
第8頁 536771Page 8 536771
:旱該測試訊號,該複數個探針2〇 2係分別電連接複數個 {測兀件205。以及,該複數個自復保險絲2〇3係分別連接 :複數個探針202。該複數個自復保險絲2〇3於正常工作狀 =中’其電阻值接近於零,然而當其中任一待測元件短路 時,與該短路之待測元件相連接之該自復保險絲具有極大 ^電阻值,該短路路徑係成—斷路,使與該短路之待測元 件連接之該探針與其他探針絕緣。 其中,該複數個自復保險絲2〇3可為一正溫度係數之 熱敏電阻,使得與該短路之待測元件相連接之該熱敏電阻 因為短路電流而瞬間提高該熱敏電阻為一極大之電阻值, 提供電絕緣之保護,避免干擾其餘待測元件之檢測。 、:、、;、而名自復保險絲可連接於該複數個探針與該等待 測件之間(未顯示於圖上),或是連接於該複數個 與該測試器之間。 又,該待測元件係為一半導體晶圓之一積體電路。且 δ亥探針係電連接該待測元件之一焊墊。 請參閱第三圖,係為一正溫度係數熱敏電阻之特性曲 線圖。該正溫度係數熱敏電阻係為一典型電流限制器,當 過電流發生時,該熱敏電阻因為過熱則會瞬間增加&本^ 之電阻(瞬間成為一高阻抗),使該連接電路成為一斷 路,一旦過電流之狀況解除,該熱敏電阻則會回復原電阻 值。通常熱敏電阻這種急劇增加電阻值之現象稱之為跳脫 (t r i pp i ng )。且該熱敏電阻由高電阻值之狀態 (tnpping state)回復至一般正常室溫下之低電阻狀態 536771: Dry the test signal, and the plurality of probes 202 are electrically connected to a plurality of {Measurement members 205, respectively. And, the plurality of resettable fuses 203 are connected to a plurality of probes 202, respectively. The plurality of self-resetting fuses 203 are in normal working state = medium, and its resistance value is close to zero. However, when any one of the components under test is short-circuited, the self-resetting fuse connected to the short-circuited component under test has a great value. ^ Resistance value, the short-circuit path is an open circuit, so that the probe connected to the short-circuited DUT is insulated from other probes. Among them, the plurality of resettable fuses 203 can be a thermistor with a positive temperature coefficient, so that the thermistor connected to the short-circuited device under test can instantly increase the thermistor due to a short-circuit current to a maximum. The resistance value provides electrical insulation protection to avoid interfering with the detection of other components under test. The self-resetting fuse can be connected between the plurality of probes and the waiting test piece (not shown in the figure), or between the plurality of probes and the tester. In addition, the device under test is an integrated circuit of a semiconductor wafer. And the delta probe is electrically connected to a pad of the component under test. Please refer to the third figure, which is a characteristic curve of a positive temperature coefficient thermistor. The positive temperature coefficient thermistor is a typical current limiter. When an overcurrent occurs, the thermistor will instantly increase & the resistance (become a high impedance instantly) due to overheating, so that the connection circuit becomes Once the circuit is disconnected, the thermistor will return to its original resistance value once the overcurrent condition is removed. This phenomenon of sharply increasing the resistance value of a thermistor is usually called tripping (t r i pp i ng). And the thermistor returns from a high resistance value state (tnpping state) to a low resistance state at normal room temperature 536771
因此根據該項特性,故做為 五、發明說明(7) 非常快速, —自復保險 因此, 前,得先利 使得與該短 流而瞬間提 擾該測試訊 綜合前 元件連接之 待測元件檢 成之檢測誤 本案實 然而該積體 不脫本案所 本案得 然皆不脫如 大約僅需1 0 0 m s ( 絲是十分適合的 在利用一測試訊 用 正 路之待 高該熱 號對於 述之結 該探針 測上之 差,提 施例雖 電路測 欲保護 由熟知 附申請 電壓訊號 測元件相 敏電阻值 其餘待測 果,藉由 與其他探 誤判。藉 昇該待測 該積體電 試裝置亦 者。 此技術之 專利範圍 號測試該 ,測試該 連接之該 ,提供電 元件之正 自復保險 針成為電 此可減少 元件之檢 路測試裝 可同時具 複數個 複數個 熱敏電 絕緣之 常檢測 絲可使 絕緣, 因短路 測精度 置僅包 有複數 待測元 待測元 阻因為 保護, 0 與該短 避免造 待測元 0 含一測 個測試 件之 件,係 短路電 避免干 路待測 成其餘 件所造 試器, 器,亦 人士任施匠思而為諸般修飾 所欲保護者。Therefore, according to this characteristic, it is described as V. Invention description (7) is very fast.-Self-recovery insurance. Therefore, you must first benefit from the short current and immediately disturb the test component connected to the test signal synthesis front component. The detection error of the case is true. However, the product does not deviate from the case. It only takes about 100 ms. (It is very suitable to use a test signal to use the positive path to stay high. The hot number is described. As a result of the difference in the probe measurement, although the circuit test is intended to protect the remaining test results of the phase resistance value of the voltage signal measurement element that is well-known with the application, by judging with other detection errors. Raise the product to be tested Electric test device also. The patent range number of this technology tests this, tests the connection, and provides the positive self-recovery fuse of the electrical component to become electrical. This can reduce the component's road inspection test equipment, which can have multiple thermal sensors. Electrical insulation often test wire can make insulation. Due to short circuit test accuracy, only a plurality of test elements are included. Because of protection, 0 and this short avoid test elements. 0 Includes one test The member-based short-circuit path to be tested to avoid dry rest member is made, again, is also applied to any persons but to all sorts of modifications Carpenter thinking desired protector.
536771 圖式簡單說明 第一圖係習知半導體晶圓之積體電路測試裝置之電路方塊 圖。 第二圖係本案較佳實施例之一種具自復保險絲之半導體晶 圓之積體電路測試裝置之電路方塊圖。 第三圖係一正溫度係數熱敏電阻之特性曲線圖。536771 Brief description of the diagram The first diagram is a circuit block diagram of a conventional integrated circuit test device for semiconductor wafers. The second figure is a circuit block diagram of a semiconductor wafer integrated circuit test device with a resettable fuse in a preferred embodiment of the present case. The third figure is a characteristic curve of a positive temperature coefficient thermistor.
第11頁Page 11
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW91106222A TW536771B (en) | 2002-03-28 | 2002-03-28 | Integrated circuit testing apparatus and method for semiconductor wafer with auto-reset fuse |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW91106222A TW536771B (en) | 2002-03-28 | 2002-03-28 | Integrated circuit testing apparatus and method for semiconductor wafer with auto-reset fuse |
Publications (1)
Publication Number | Publication Date |
---|---|
TW536771B true TW536771B (en) | 2003-06-11 |
Family
ID=29268299
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW91106222A TW536771B (en) | 2002-03-28 | 2002-03-28 | Integrated circuit testing apparatus and method for semiconductor wafer with auto-reset fuse |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW536771B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI812203B (en) * | 2022-05-05 | 2023-08-11 | 創意電子股份有限公司 | Probe card device and circuit protection assembly thereof |
-
2002
- 2002-03-28 TW TW91106222A patent/TW536771B/en not_active IP Right Cessation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI812203B (en) * | 2022-05-05 | 2023-08-11 | 創意電子股份有限公司 | Probe card device and circuit protection assembly thereof |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6791344B2 (en) | System for and method of testing a microelectronic device using a dual probe technique | |
US20050189957A1 (en) | Integrated circuit temperature sensing device and method | |
TWI416138B (en) | Calibrating a tester using esd protection circuitry | |
US9140734B2 (en) | Measuring apparatus and measuring method | |
US20180284155A1 (en) | Probe systems and methods including electric contact detection | |
US6441637B1 (en) | Apparatus and method for power continuity testing in a parallel testing system | |
JP2008545949A (en) | Voltage fault detection protection | |
US7105856B1 (en) | Test key having a chain circuit and a kelvin structure | |
KR100300842B1 (en) | Combined Circuit for Instrument | |
JP6421463B2 (en) | Substrate inspection apparatus and substrate inspection method | |
JPH08271565A (en) | Method of inspecting connection state of power supply device and power supply device using the method | |
US20210156902A1 (en) | Semiconductor chip and circuit and method for electrically testing semiconductor chip | |
TW536771B (en) | Integrated circuit testing apparatus and method for semiconductor wafer with auto-reset fuse | |
US3783375A (en) | Means for calibrating a four-probe resistivity measuring device | |
Jack et al. | Low impedance contact CDM | |
JPS5918467A (en) | Method and device for detecting destructive breakdown, inadequate connection and temperature of insulator of printed circuit assembly by single electric wire | |
JPH06207965A (en) | Dc-low-noise measuring system and testing method | |
Baker et al. | Experimental evaluation of IGBT junction temperature measurement via a Modified-VCE (ΔVCE_ΔVGE) method with series resistance removal | |
US7332924B2 (en) | Embedded test circuitry and a method for testing a semiconductor device for breakdown, wearout or failure | |
TWI342957B (en) | Method and apparatus of wafer-level reliability | |
US6989684B2 (en) | System for and method of assessing chip acceptability and increasing yield | |
JP2023005270A (en) | Electronic component testing device | |
CN115015739A (en) | Probe protection device and method in wafer level testing | |
JP2004537889A (en) | Electrical circuit providing a selectable short circuit for metrology applications | |
US6825671B1 (en) | Integrated electromigration length effect testing method and apparatus |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GD4A | Issue of patent certificate for granted invention patent | ||
MM4A | Annulment or lapse of patent due to non-payment of fees |