TW428325B - Method of forming metal oxide semiconductor field effect transistor - Google Patents
Method of forming metal oxide semiconductor field effect transistorInfo
- Publication number
- TW428325B TW428325B TW88117481A TW88117481A TW428325B TW 428325 B TW428325 B TW 428325B TW 88117481 A TW88117481 A TW 88117481A TW 88117481 A TW88117481 A TW 88117481A TW 428325 B TW428325 B TW 428325B
- Authority
- TW
- Taiwan
- Prior art keywords
- drain
- gate
- dielectric layer
- source
- layer
- Prior art date
Links
Landscapes
- Electrodes Of Semiconductors (AREA)
Abstract
This invention is about method of forming metal oxide semiconductor field effect transistor, in which the metal oxide semiconductor field effect transistor is formed by a specific procedure so as to effectively control thermal damage during the fabrication process. This invention at least includes the following procedures. At first, a substrate is provided, on which the isolation and well regions are formed. The first dielectric layer, conduction layer and antireflection layer are sequentially formed on the substrate. The photolithography and etching process are used to form a gate. After forming the source, drain and spacer, thermal process is performed onto source and drain such that the first metal silicide is formed on source and drain. The second dielectric layer is used to cover substrate and gate. The surface of the second dielectric layer is planarized such that the antireflection layer of gate is completely stripped and the conduction layer of gate is partly stripped off. After forming the second metal silicide on the conduction layer, the spacer is removed and, the lining pad and doped source/drain are formed. Finally, the third dielectric layer is formed on the second dielectric layer to cover gate. Apparently, the great characteristic of this invention is that the doped source/drain and lining pad are formed after a series of thermal process have been performed. Therefore, the influence of thermal process on doped source/drain and lining pad, such as deposition and so on, can be effectively avoided.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW88117481A TW428325B (en) | 1999-10-11 | 1999-10-11 | Method of forming metal oxide semiconductor field effect transistor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW88117481A TW428325B (en) | 1999-10-11 | 1999-10-11 | Method of forming metal oxide semiconductor field effect transistor |
Publications (1)
Publication Number | Publication Date |
---|---|
TW428325B true TW428325B (en) | 2001-04-01 |
Family
ID=21642577
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW88117481A TW428325B (en) | 1999-10-11 | 1999-10-11 | Method of forming metal oxide semiconductor field effect transistor |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW428325B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI680514B (en) * | 2018-08-21 | 2019-12-21 | 南亞科技股份有限公司 | Transistor device and method for preparing the same |
-
1999
- 1999-10-11 TW TW88117481A patent/TW428325B/en active
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI680514B (en) * | 2018-08-21 | 2019-12-21 | 南亞科技股份有限公司 | Transistor device and method for preparing the same |
US10903080B2 (en) | 2018-08-21 | 2021-01-26 | Nanya Technology Corporation | Transistor device and method for preparing the same |
US11482419B2 (en) | 2018-08-21 | 2022-10-25 | Nanya Technology Corporation | Method for preparing transistor device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6037238A (en) | Process to reduce defect formation occurring during shallow trench isolation formation | |
KR100372643B1 (en) | Method for manufacturing semiconductor device using damascene process | |
US5972761A (en) | Method of making MOS transistors with a gate-side air-gap structure and an extension ultra-shallow S/D junction | |
KR100305308B1 (en) | Semiconductor device and method of manufacturing the same | |
US6465312B1 (en) | CMOS transistor with amorphous silicon elevated source-drain structure and method of fabrication | |
KR101252262B1 (en) | Technique for forming contact insulation layers silicide regions with different characteristics | |
US20070254420A1 (en) | Source/drain implantation and channel strain transfer using different sized spacers and related semiconductor device | |
TW428237B (en) | Self-aligned silicide process by using chemical mechanical polishing to prevent bridge connection between gate and source/drain | |
US6291279B1 (en) | Method for forming different types of MOS transistors on a semiconductor wafer | |
TW428325B (en) | Method of forming metal oxide semiconductor field effect transistor | |
US8269276B2 (en) | Method for the production of MOS transistors | |
JP2004235255A (en) | Semiconductor device manufacturing method and semiconductor device | |
US6238958B1 (en) | Method for forming a transistor with reduced source/drain series resistance | |
KR100955677B1 (en) | Method of forming an isolation layer in a semiconductor memory device | |
TW324836B (en) | The manufacturing process of self-aligned silicide, CMP, self-aligned silicide semiconductor | |
KR100451756B1 (en) | Method for fabricating semiconductor device the same | |
KR100504193B1 (en) | Method for forming gate spacer of semiconductor device | |
KR100290912B1 (en) | Method for fabricating isolation region of semiconductor device | |
KR100595863B1 (en) | Semiconductor device manufacturing method | |
KR100546059B1 (en) | Semiconductor manufacturing method | |
KR100311502B1 (en) | Method for manufacturing semiconductor device the same | |
KR20050048125A (en) | Method of manufacturing semiconductor device | |
KR100459931B1 (en) | Method for manufacturing semiconductor device using damascene method | |
TW429438B (en) | Method of selectively depositing polysilicon for increasing the depth of ion implantation of source/drain | |
JP2750724B2 (en) | Method for manufacturing semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GD4A | Issue of patent certificate for granted invention patent |