TW202114494A - Circuit structure having anti-laser gap-filling layer and method for making the same - Google Patents
Circuit structure having anti-laser gap-filling layer and method for making the same Download PDFInfo
- Publication number
- TW202114494A TW202114494A TW108133476A TW108133476A TW202114494A TW 202114494 A TW202114494 A TW 202114494A TW 108133476 A TW108133476 A TW 108133476A TW 108133476 A TW108133476 A TW 108133476A TW 202114494 A TW202114494 A TW 202114494A
- Authority
- TW
- Taiwan
- Prior art keywords
- layer
- solder mask
- circuit
- filling layer
- laser beam
- Prior art date
Links
Images
Landscapes
- Electric Connection Of Electric Components To Printed Circuits (AREA)
Abstract
Description
本發明是關於一種電路板製造方法,尤指一種具有開窗區的電路板的製造方法。The invention relates to a method for manufacturing a circuit board, in particular to a method for manufacturing a circuit board with a window area.
傳統的電路板結構通常會在金屬電路層上形成一防焊層,將不需焊接的電路及金屬表面都覆蓋住,藉以防止焊接時造成短路及節省焊錫之用量;另一方面,防焊層可防止水氣及電解質進入電路板中,以避免電路層氧化而危害電氣性質,亦可防止器械損害電路層;再一方面,由於電路板上的電路層之線寬越來越窄,因此防焊層也提供相鄰電路之間的絕緣功效。The traditional circuit board structure usually forms a solder resist layer on the metal circuit layer to cover the circuits and metal surfaces that do not need to be soldered, so as to prevent short circuits during soldering and save the amount of solder; on the other hand, the solder resist layer It can prevent moisture and electrolyte from entering the circuit board to avoid oxidation of the circuit layer and harm the electrical properties, and also prevent the device from damaging the circuit layer. On the other hand, since the line width of the circuit layer on the circuit board is getting narrower and narrower, it can prevent The solder layer also provides insulation between adjacent circuits.
接著,利用顯影蝕刻製程,移除在電路層的指定焊接點上的防焊層,使該焊接點的電路層暴露出來,以便於進行後續的焊接製程。顯影蝕刻製程係利用照射特定波段的UV光或可見光於該防焊層上,以使該防焊層固化;接著利用特殊化學溶劑將未固化的防焊層材料移除,以使該焊接點的電路層暴露出來。然而,當防焊層照光固化時,因為防焊層本身反射率及厚度影響UV光或可見光的穿透度,致使位於防焊層底部的防焊材料未完全固化,且被特殊化學溶劑移除。如此,在顯影製程中容易產生過度蝕刻(overcut)的問題,導致應由防焊層保護的電路層被裸露出來,當進行後續的焊接製程,很可能會造成短路,甚或毀損電路板。另一方面,後續焊接製程中,相鄰焊墊之間也容易因間距過小而易生短路的問題。Then, a development etching process is used to remove the solder mask on the designated solder joints of the circuit layer, so that the circuit layer of the solder joints are exposed, so as to facilitate the subsequent soldering process. The development and etching process uses UV light or visible light of a specific wavelength band on the solder mask to cure the solder mask; then a special chemical solvent is used to remove the uncured solder mask material to make the solder joint The circuit layer is exposed. However, when the solder mask is cured by light, because the reflectivity and thickness of the solder mask affect the penetration of UV or visible light, the solder mask at the bottom of the solder mask is not fully cured and is removed by a special chemical solvent. . In this way, the problem of overcut is prone to occur during the development process, and the circuit layer that should be protected by the solder mask is exposed. When the subsequent soldering process is performed, it is likely to cause a short circuit or even damage the circuit board. On the other hand, in the subsequent soldering process, the adjacent pads are also prone to short circuits due to the small spacing.
有鑑於此,本發明之主要目的在於提供一種發光二極體載板製程,其可準確地暴露預定暴露的電路層,同時又能夠兼顧較小的焊墊間距及減少短路的風險。In view of this, the main purpose of the present invention is to provide a light emitting diode carrier board manufacturing process, which can accurately expose the predetermined exposed circuit layer, while taking into account the smaller pad spacing and reducing the risk of short circuit.
為了達成上述的目的,本發明提供一種具有抗雷射填縫層的電路結構,其包括一基板、一電路層、一填縫層及一防焊層,電路層形成於基板上,電路層具有一第一焊墊及一第二焊墊,填縫層填設於第一、第二焊墊之間,防焊層局部覆蓋電路層,防焊層具有一防焊開窗,第一、第二焊墊及填縫層的至少一部份在防焊開窗中裸露;其中,防焊層單位時間內可被雷射光束燒穿的厚度大於填縫層單位時間內可被相同強度的雷射光束燒穿的厚度。In order to achieve the above object, the present invention provides a circuit structure with an anti-laser gap filling layer, which includes a substrate, a circuit layer, a gap filling layer and a solder resist layer. The circuit layer is formed on the substrate, and the circuit layer has A first soldering pad and a second soldering pad. The seam filling layer is filled between the first and second soldering pads. The solder resist layer partially covers the circuit layer. The solder resist layer has a solder resist window. 2. At least a part of the solder pad and the seam filling layer is exposed in the solder mask window; wherein the thickness of the solder mask layer that can be burned through by the laser beam per unit time is greater than that of the solder mask layer which can be burned by the same intensity per unit time. The thickness that the beam burns through.
為了達成上述及其他目的,本發明還提供一種具有抗雷射填縫層的電路結構的製法,其包括:In order to achieve the above and other objectives, the present invention also provides a method for manufacturing a circuit structure with an anti-laser gap-filling layer, which includes:
提供一基板,在基板上形成一電路層,電路層具有一第一焊墊及一焊墊;A substrate is provided, a circuit layer is formed on the substrate, and the circuit layer has a first solder pad and a solder pad;
在第一、第二焊墊之間填設一填縫層;Fill a gap filling layer between the first and second solder pads;
在電路層及填縫層上覆蓋一防焊層;Cover a solder mask on the circuit layer and the filling layer;
利用雷射光束在防焊層形成一防焊開窗,使第一、第二焊墊及填縫層的至少一部份在防焊開窗中裸露,其中防焊層單位時間內可被雷射光束燒穿的厚度大於填縫層單位時間內可被雷射光束燒穿的厚度。A laser beam is used to form a solder mask on the solder mask, so that at least a part of the first and second solder pads and the filling layer are exposed in the solder mask. The solder mask can be lightning-struck per unit time. The burn-through thickness of the laser beam is greater than the thickness of the caulking layer that can be burned through by the laser beam in a unit time.
藉由雷射雕刻所形成的防焊層開窗,其窗壁平整性佳,能夠大幅改善習用顯影製程容易過度蝕刻的問題;此外,本發明還產生了無法預期的功效在於,由於不需以曝光、顯影製程進行開窗,因此所選用的防焊材料即可選用未添加光起始劑(photo initiator)的劑型,從而可進一步降低防焊層的材料成本。The solder mask formed by laser engraving opens the window, and the window wall has good flatness, which can greatly improve the problem that the conventional development process is prone to over-etching; in addition, the present invention also produces unexpected effects in that, because it does not need to use The window is opened during the exposure and development process, so the selected solder mask material can be a dosage form that does not add a photo initiator, which can further reduce the material cost of the solder mask.
另一方面,藉由刻意使防焊層及填縫層對雷射光束具有不同的抗性,選擇性地使填縫層不容易被雷射光束燒穿,如此在雷射光束進行開窗的同時,減少填縫層被燒蝕的程度,從而在第一、第二焊墊之間保留有填縫層,後續對第一、第二焊墊進行表面電鍍時,填縫層可以作為兩者的表面鍍層之間的擋牆,使兩表面鍍層不會在表面電鍍過程中過度縮小間距而產生短路的問題。On the other hand, by deliberately making the solder mask and the caulking layer have different resistance to the laser beam, the caulking layer is selectively not easily burned through by the laser beam, so that the laser beam is windowed. At the same time, the degree of ablation of the seam filling layer is reduced, so that the seam filling layer remains between the first and second solder pads. When the first and second solder pads are subsequently electroplated on the surface, the seam filling layer can serve as both The retaining wall between the surface plating layers prevents the two surface plating layers from excessively narrowing the distance during the surface electroplating process and causing short circuit problems.
本發明的電路結構可為單層板結構或多層複合板結構,其可為軟性電路板(Flexible Printed Circuit, FPC)之載板或硬式電路板(Printed Circuit Board, PCB)之載板,所使用的材質可為但不限於聚乙烯對苯二甲酸酯(PET)或其他聚酯薄膜、聚醯亞胺薄膜、聚醯胺醯亞胺薄膜、聚丙烯薄膜、聚苯乙烯薄膜。The circuit structure of the present invention can be a single-layer board structure or a multi-layer composite board structure, which can be a carrier board of a flexible printed circuit (FPC) or a carrier board of a printed circuit board (PCB). The material can be but not limited to polyethylene terephthalate (PET) or other polyester film, polyimide film, polyimide film, polypropylene film, polystyrene film.
請參考第1圖,在本發明的第一實施例中,先在一基板10上形成一具有一工作面21的電路層20,舉例而言,該基板10上例如可先形成有薄銅箔再鍍銅,形成銅導電層,而後再以線路影像轉移技術將銅導電層圖像化,形成如前所述的電路層20。電路層20具有一第一焊墊22及一第二焊墊23,兩者之間有一間隙24。第一、第二焊墊22、23可供作為發光二極體晶片等表面貼裝元件的電接點。Please refer to Figure 1. In the first embodiment of the present invention, a
如第2圖所示,在電路層20上塗布一層填縫材料,例如環氧樹脂系化合物,其具有較好的抗雷射燒蝕的能力,例如,在環氧樹脂系化合物中混摻二氧化鈦粉末等陶瓷材料或者金屬粉末,提高對雷射光束的反射能力,進而實現抗雷射燒蝕的目的。在可能的實施方式中,填縫材料例如是以網板印刷塗布在電路層20上,而後加以硬化;再其他可能的實施方式中,填縫材料例如是預先被製成乾膜狀態,再以層合機層合於電路層20上。As shown in Figure 2, the
接著,如第3圖所示,使用刷磨輪將電路層20頂面的填縫材料刷除,留下位於間隙24內的填縫材料作為填縫層30,電路層20與填縫層30頂面齊平。在其他可能的實施方式中,填縫材料可以通過點膠機直接填入間隙,而後加以硬化為填縫層30。在其他可能的實施方式中,刷磨後的電路層另進行表面處理,使其頂面略低於填縫層。在其他可能的實施方式中,刷磨後的填縫層另進行表面處理,使其頂面略低於電路層。Next, as shown in Figure 3, use a brushing wheel to remove the caulking material on the top surface of the
接著,如第4圖所示,在電路層20及填縫層30上再完整覆蓋一層防焊層40,在可能的實施方式中,防焊層40例如是以網板印刷塗布於電路層20及填縫層30上,而後加以硬化製得。在其他可能的實施方式中,防焊層40例如是以半固化的防焊乾膜層合於電路層20及填縫層30上後加以硬化而形成。在可能的實施方式中,防焊層的材料主要組成為熱固化型樹脂、光固化型樹脂或兩者的混合。在可能的實施方式中,防焊層的組成中不含光起始劑、光固化劑。Next, as shown in Figure 4, a
如第5圖所示,利用雷射雕刻機發射雷射光束,在防焊層40上形成所需數量的防焊開窗41,使第一、第二焊墊22、23及填縫層24的至少一部份在防焊開窗41中不被覆蓋,而由於防焊層40單位時間內可被雷射光束燒穿的厚度大於填縫層30單位時間內可被雷射光束燒穿的厚度,亦即填縫層30具有較好的抗雷射燒蝕的能力,並且因為雷射光束必須先燒穿防焊層40才能接觸到填縫層30,因此可以確保防焊開窗41形成時,填縫層30仍未被雷射光束燒穿或僅略微燒蝕,亦即,可以控制雷射光束僅選擇性地僅移除防焊材料但仍大幅度保留填縫材料。在可能的實施方式中,防焊層單位時間內可被雷射光束燒穿的厚度為填縫層單位時間內可被相同強度的雷射光束以相同條件燒穿的厚度的兩倍以上,亦即,防焊層與填縫層的抗雷射燒蝕的能力具有顯著落差,提高雷射開窗步驟的良率。As shown in Figure 5, a laser engraving machine is used to emit a laser beam to form the required number of
最後,如第6圖所示,在後續的表面貼裝製程中,電路層20的第一、第二焊墊22、23頂面可再分別形成第一、第二表面鍍層25、26,其可為但不限於鎳層、金層、銀層、鈀層其中一者或其層疊結構,例如電鍍鎳金層疊結構、電鍍鎳銀金層疊結構、電鍍鎳銀層疊結構、化學鎳金層疊結構、化學鎳銀層疊結構或鎳鈀金層疊結構。由於第一、第二焊墊22、23的側面的至少一部份被填縫層20遮蔽,因此在進行電鍍處理形成第一、第二表面鍍層25、26的步驟中,第一、第二表面鍍層25、26主要僅在厚度方向上增長,在水平面的增長有限,如此可以確保第一、第二表面鍍層25、26之間仍保持所設計的間距,大幅減少電鍍處理後產生短路的風險。Finally, as shown in Figure 6, in the subsequent surface mounting process, the top surfaces of the first and
綜合上述,本發明藉由雷射雕刻所形成的防焊層開窗,其窗壁平整性佳,能夠大幅改善習用顯影製程容易過度蝕刻的問題;此外,本發明還產生了無法預期的功效在於,由於不需以曝光、顯影製程進行開窗,因此所選用的防焊材料即可選用未添加光起始劑(photo initiator)的劑型,從而可進一步降低防焊層的材料成本。另一方面,藉由刻意使防焊層及填縫層對雷射光束具有不同的抗性,選擇性地使填縫層不容易被雷射光束燒穿,如此在雷射光束進行開窗的同時,減少填縫層被燒蝕的程度,從而在第一、第二焊墊之間保留有填縫層,後續對第一、第二焊墊進行表面電鍍時,填縫層可以作為兩者的表面鍍層之間的擋牆,使兩表面鍍層不會在表面電鍍過程中過度縮小間距而產生短路的問題。換言之,本發明所揭示的製程能夠在提高加工精度的情況下,還能降低材料成本,確可符合產業界需求。In summary, the present invention opens the window of the solder mask formed by laser engraving, and its window wall has good flatness, which can greatly improve the problem that the conventional development process is prone to over-etching; in addition, the present invention also produces unpredictable effects. Since there is no need to open the window by the exposure and development process, the selected solder mask material can be a dosage form that does not add a photo initiator, which can further reduce the material cost of the solder mask. On the other hand, by deliberately making the solder mask and the caulking layer have different resistance to the laser beam, the caulking layer is selectively not easily burned through by the laser beam, so that the laser beam is windowed. At the same time, the degree of ablation of the seam filling layer is reduced, so that the seam filling layer remains between the first and second solder pads. When the first and second solder pads are subsequently electroplated on the surface, the seam filling layer can serve as both The retaining wall between the surface plating layers prevents the two surface plating layers from excessively narrowing the distance during the surface electroplating process and causing short circuit problems. In other words, the manufacturing process disclosed in the present invention can reduce the material cost while improving the processing accuracy, which can indeed meet the needs of the industry.
10:基板 20:電路層 21:工作面 22:第一焊墊 23:第二焊墊 24:間隙 30:填縫層 40:防焊層 41:防焊開窗10: substrate 20: circuit layer 21: working surface 22: The first pad 23: The second pad 24: gap 30: caulking layer 40: Solder mask 41: Weld-proof window
第1至6圖為本發明第一實施例的製作過程的剖面示意圖。Figures 1 to 6 are schematic cross-sectional views of the manufacturing process of the first embodiment of the present invention.
10:基板10: substrate
20:電路層20: circuit layer
21:工作面21: working surface
22:第一焊墊22: The first pad
23:第二焊墊23: The second pad
24:間隙24: gap
30:填縫層30: caulking layer
40:防焊層40: Solder mask
41:防焊開窗41: Weld-proof window
Claims (6)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW108133476A TWI708538B (en) | 2019-09-17 | 2019-09-17 | Circuit structure having anti-laser gap-filling layer and method for making the same |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW108133476A TWI708538B (en) | 2019-09-17 | 2019-09-17 | Circuit structure having anti-laser gap-filling layer and method for making the same |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TWI708538B TWI708538B (en) | 2020-10-21 |
| TW202114494A true TW202114494A (en) | 2021-04-01 |
Family
ID=74091441
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW108133476A TWI708538B (en) | 2019-09-17 | 2019-09-17 | Circuit structure having anti-laser gap-filling layer and method for making the same |
Country Status (1)
| Country | Link |
|---|---|
| TW (1) | TWI708538B (en) |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2010144792A1 (en) * | 2009-06-11 | 2010-12-16 | Rogers Corporation | Dielectric materials, methods of forming subassemblies therefrom, and the subassemblies formed therewith |
| KR101255954B1 (en) * | 2011-12-22 | 2013-04-23 | 삼성전기주식회사 | Printed circuit board and manufacturing method thereof |
| TWI436718B (en) * | 2012-05-04 | 2014-05-01 | Mutual Tek Ind Co Ltd | Method of manufacturing a combined circuit board |
| TWM568018U (en) * | 2018-07-05 | 2018-10-01 | 同泰電子科技股份有限公司 | Circuit board structure using Solder-Mask-Defined (SMD) to form connection terminal |
| TWM590842U (en) * | 2019-09-17 | 2020-02-11 | 李家銘 | Circuit structure with laser-resistant seam-filling layer |
-
2019
- 2019-09-17 TW TW108133476A patent/TWI708538B/en not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| TWI708538B (en) | 2020-10-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TW571371B (en) | Method for fabricating semiconductor package | |
| US8181342B2 (en) | Method for manufacturing a coreless packaging substrate | |
| CN102054710B (en) | Manufacturing method of coreless layer encapsulation substrate | |
| WO2003067656A1 (en) | Semiconductor chip mounting board, its manufacturing method, and semiconductor module | |
| JP7074409B2 (en) | Built-in element type printed circuit board | |
| TWI479972B (en) | Multi-layer flexible printed wiring board and manufacturing method thereof | |
| US20120152606A1 (en) | Printed wiring board | |
| CN211184397U (en) | Circuit structure with anti-laser seam filling layer | |
| CN104093272A (en) | Improved semiconductor packaging substrate structure and manufacturing method thereof | |
| CN111326640B (en) | Method for forming window on light-emitting diode carrier plate | |
| TWI708538B (en) | Circuit structure having anti-laser gap-filling layer and method for making the same | |
| TWM590842U (en) | Circuit structure with laser-resistant seam-filling layer | |
| TWI722572B (en) | Circuit structure having gap-filling layer and method for making the same | |
| TWI673784B (en) | Method for forming openings on an led carrier board | |
| JP2005209775A (en) | Multilayer wiring board manufacturing method and multilayer wiring board | |
| TWM590841U (en) | Circuit structure with seam-filling layer | |
| TW202510252A (en) | Embedded circuit packaging substrate with exposed side and manufacturing method thereof | |
| KR100925669B1 (en) | Solder-on-Pad Manufacturing Method by Coreless Package Substrate Manufacturing Method | |
| CN1510979A (en) | High-density circuit board without welding pad design and manufacturing method thereof | |
| KR100548612B1 (en) | Printed circuit board without plating lead wire and manufacturing method thereof | |
| CN112566352A (en) | Circuit structure with anti-laser seam filling layer and manufacturing method thereof | |
| JP5942514B2 (en) | Semiconductor package manufacturing method and semiconductor package | |
| CN1234261C (en) | Circuit board manufacturing method | |
| TWM587868U (en) | Single-sided circuit board of light-emitting diode backlight module | |
| KR101231522B1 (en) | The printed circuit board and the method for manufacturing the same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MM4A | Annulment or lapse of patent due to non-payment of fees |