TW201911866A - Data encoding method and encoder - Google Patents
Data encoding method and encoder Download PDFInfo
- Publication number
- TW201911866A TW201911866A TW106125583A TW106125583A TW201911866A TW 201911866 A TW201911866 A TW 201911866A TW 106125583 A TW106125583 A TW 106125583A TW 106125583 A TW106125583 A TW 106125583A TW 201911866 A TW201911866 A TW 201911866A
- Authority
- TW
- Taiwan
- Prior art keywords
- pixel
- sub
- bit
- last
- arrange
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 34
- 230000005540 biological transmission Effects 0.000 description 7
- 238000010586 diagram Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 208000013586 Complex regional pain syndrome type 1 Diseases 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Landscapes
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Compression Or Coding Systems Of Tv Signals (AREA)
Abstract
Description
本發明是有關於一種編碼方法,特別是指一種用於顯示資料的資料編碼方法及編碼器。The invention relates to an encoding method, in particular to a data encoding method and an encoder for displaying data.
由於科技的迅速發展,顯示裝置的傳輸介面從早期並行傳輸介面的電晶體-電晶體邏輯(Transistor-Transistor Logic, TTL)/互補式金屬氧化物半導體(Complementary Metal-Oxide-Semiconductor, CMOS)訊號,發展到串行傳輸介面的低擺幅差分訊號(Reduced Swing Differential Signal, RSDS)、低電壓差分訊號(Low-Voltage Differential Signaling, LVDS),再到現有的對等式網路(peer-to-peer, P2P)技術,顯示裝置傳輸速度逐年遽增。Due to the rapid development of technology, the transmission interface of the display device has changed from the early parallel transmission interface of transistor-transistor logic (TTL) / Complementary Metal-Oxide-Semiconductor (CMOS) signals, Developed to low-swing differential signal (RSDS), low-voltage differential signal (LVDS) of serial transmission interface, and then to the existing peer-to-peer network (peer-to-peer , P2P) technology, the transmission speed of display devices is increasing year by year.
然而,現有顯示裝置因為資料編碼的複雜度過高,造成電磁干擾(Electromagnetic Interference, EMI)及功率消耗過大。現有的顯示裝置儲存有顯示資料,該顯示資料包含多個像素,每一像素包括多個子像素,每一子像素具有多個位元(bit),現有的編碼方式是將每一像素個別編碼,亦即將同一像素的同一子像素的該等位元排列在一起。參閱圖1,舉例來說,每一像素包括3個子像素,分別為紅色子像素(R)、綠色子像素(G)、藍色子像素(B),每一子像素有M個位元,假設該等像素的第一個像素及相鄰的第二個像素相同,若M=8,該第一個像素或該第二個像素表示為10101010 10101010 10101010時,當傳輸該第一個像素或該第二個像素時,位元的翻轉次為21次,而當傳輸該第一個像素及該第二個像素時,則位元的翻轉次為42次,由此可知,即使該第一個像素與該第二個像素相同,該顯示裝置的傳輸介面在傳輸該第一個像素及該第二個像素時,在傳輸該第一個像素及該第二個像素時,需要2倍的位元翻轉次數,使得該顯示裝置的傳輸介面在傳輸該等像素的位元翻轉次數過高,而造成電磁干擾及功率消耗過大。However, the existing display device has too high complexity of data encoding, which causes electromagnetic interference (Electromagnetic Interference, EMI) and excessive power consumption. Existing display devices store display data. The display data includes multiple pixels, each pixel includes multiple sub-pixels, and each sub-pixel has multiple bits. The current encoding method is to encode each pixel individually. That is, the bits of the same sub-pixel of the same pixel are arranged together. Referring to FIG. 1, for example, each pixel includes 3 sub-pixels, namely a red sub-pixel (R), a green sub-pixel (G), and a blue sub-pixel (B), each sub-pixel has M bits, Assuming that the first pixel of these pixels is the same as the adjacent second pixel, if M = 8, the first pixel or the second pixel is represented as 10101010 10101010 10101010, when the first pixel or In the second pixel, the number of bit inversions is 21, and when the first pixel and the second pixel are transmitted, the number of bit inversions is 42, which shows that even the first Pixels are the same as the second pixel, and when the transmission interface of the display device transmits the first pixel and the second pixel, when transmitting the first pixel and the second pixel, it needs 2 times The number of bit flips makes the transmission interface of the display device transmit the pixels with a bit flip number that is too high, causing electromagnetic interference and excessive power consumption.
因此,如何降低顯示裝置的資料編碼複雜度,遂成為亟待解決的問題。Therefore, how to reduce the data encoding complexity of the display device has become an urgent problem to be solved.
因此,本發明的目的,即在提供一種能降低電磁干擾及功率消耗的資料編碼方法。Therefore, the object of the present invention is to provide a data encoding method that can reduce electromagnetic interference and power consumption.
於是,本發明資料編碼方法,由一編碼器來實施,該編碼器電連接一儲存單元,該儲存單元儲存有顯示資料,該顯示資料包括一第一像素及一相鄰該第一像素的第二像素,每一像素包括多個依序排列的子像素,每一子像素具有多個依序排列的位元,該資料編碼方法包含以下步驟:Therefore, the data encoding method of the present invention is implemented by an encoder that is electrically connected to a storage unit that stores display data, the display data including a first pixel and a third pixel adjacent to the first pixel Two pixels, each pixel includes a plurality of sequentially arranged sub-pixels, and each sub-pixel has a plurality of sequentially arranged bits. The data encoding method includes the following steps:
(A)將該第二像素的第一個子像素的第一個位元編排到該第一像素的第一個子像素的第一個位元旁;(A) arrange the first bit of the first sub-pixel of the second pixel next to the first bit of the first sub-pixel of the first pixel;
(B)將該第二像素的該第一個子像素的下一個位元編排到該第一像素的該第一個子像素的下一個位元旁;及(B) arrange the next bit of the first sub-pixel of the second pixel next to the next bit of the first sub-pixel of the first pixel; and
(C)重複步驟(B),直到將該第二像素的該第一個子像素的最後一個位元編排到該第一像素的該第一個子像素的最後一個位元旁。(C) Repeat step (B) until the last bit of the first sub-pixel of the second pixel is arranged next to the last bit of the first sub-pixel of the first pixel.
本發明的另一目的,即在提供一種能降低電磁干擾及功率消耗的編碼器。Another object of the present invention is to provide an encoder capable of reducing electromagnetic interference and power consumption.
於是,本發明編碼器,電連接一儲存單元,該儲存單元儲存有顯示資料,該顯示資料包括一第一像素及一相鄰該第一像素的第二像素,每一像素包括多個依序排列的子像素,每一子像素具有多個依序排列的位元,該編碼器包含一編碼模組。Therefore, the encoder of the present invention is electrically connected to a storage unit, and the storage unit stores display data, the display data includes a first pixel and a second pixel adjacent to the first pixel, each pixel includes a plurality of sequential In the arranged sub-pixels, each sub-pixel has a plurality of sequentially arranged bits. The encoder includes an encoding module.
該編碼模組用以將該第二像素的下一個子像素的第一個位元編排到該第一像素的下一個子像素的第一個位元旁,再將該第二像素的該第一個子像素的下一個位元編排到該第一像素的該第一個子像素的下一個位元旁,重複地編排該第二像素的該第一個子像素的下一個位元直到該第二像素的該第一個子像素的最後一個位元編排到該第一像素的該第一個子像素的最後一個位元旁。The encoding module is used to arrange the first bit of the next sub-pixel of the second pixel next to the first bit of the next sub-pixel of the first pixel, and then the second bit of the second pixel The next bit of a sub-pixel is arranged next to the next bit of the first sub-pixel of the first pixel, and the next bit of the first sub-pixel of the second pixel is repeatedly arranged until the The last bit of the first sub-pixel of the second pixel is arranged next to the last bit of the first sub-pixel of the first pixel.
本發明的又一目的,即在提供一種能降低電磁干擾及功率消耗的資料編碼方法。Another object of the present invention is to provide a data encoding method that can reduce electromagnetic interference and power consumption.
於是,本發明資料編碼方法,由一編碼器來實施,該編碼器電連接一儲存單元,該儲存單元儲存有顯示資料,該顯示資料包括一第一像素及一相鄰該第一像素的第二像素,每一像素包括多個依序排列的子像素,每一子像素具有多個依序排列的位元,該資料編碼方法包含以下步驟:Therefore, the data encoding method of the present invention is implemented by an encoder that is electrically connected to a storage unit that stores display data, the display data including a first pixel and a third pixel adjacent to the first pixel Two pixels, each pixel includes a plurality of sequentially arranged sub-pixels, and each sub-pixel has a plurality of sequentially arranged bits. The data encoding method includes the following steps:
(A)將該第二像素的第一個子像素的第一個位元編排到該第一像素的第一個子像素的第一個位元旁;(A) arrange the first bit of the first sub-pixel of the second pixel next to the first bit of the first sub-pixel of the first pixel;
(B)將該第二像素的下一個子像素的第一個位元編排到該第一像素的下一個子像素的第一個位元旁;及(B) arrange the first bit of the next sub-pixel of the second pixel next to the first bit of the next sub-pixel of the first pixel; and
(C)重複步驟(B),直到將該第二像素的最後一個子像素的第一個位元編排到該第一像素的最後一個子像素的第一個位元旁。(C) Repeat step (B) until the first bit of the last sub-pixel of the second pixel is arranged next to the first bit of the last sub-pixel of the first pixel.
本發明的再一目的,即在提供一種能降低電磁干擾及功率消耗的編碼器。Another object of the present invention is to provide an encoder capable of reducing electromagnetic interference and power consumption.
於是,本發明編碼器,電連接一儲存單元,該儲存單元儲存有顯示資料,該顯示資料包括一第一像素及一相鄰該第一像素的第二像素,每一像素包括多個依序排列的子像素,每一子像素具有多個依序排列的位元,該編碼器包含一編碼模組。Therefore, the encoder of the present invention is electrically connected to a storage unit, and the storage unit stores display data, the display data includes a first pixel and a second pixel adjacent to the first pixel, each pixel includes a plurality of sequential In the arranged sub-pixels, each sub-pixel has a plurality of sequentially arranged bits. The encoder includes an encoding module.
該編碼模組用以將該第二像素的第一個子像素的第一個位元編排到該第一像素的第一個子像素的第一個位元旁,再將該第二像素的下一個子像素的第一個位元編排到該第一像素的下一個子像素的第一個位元旁,重複地編排該第二像素的下一個子像素的第一個位元直到將該第二像素的最後一個子像素的第一個位元編排到該第一像素的最後一個子像素的第一個位元旁。The encoding module is used to arrange the first bit of the first sub-pixel of the second pixel next to the first bit of the first sub-pixel of the first pixel, and then The first bit of the next subpixel is arranged next to the first bit of the next subpixel of the first pixel, and the first bit of the next subpixel of the second pixel is repeatedly arranged until the The first bit of the last sub-pixel of the second pixel is arranged next to the first bit of the last sub-pixel of the first pixel.
本發明之功效在於:藉由該編碼模組將該第一像素及該第二像素的同一位置的子像素的同一位置的位元編排在一起,藉此降低傳輸像素時的位元翻轉次數,以達到降低電磁干擾及功率消耗的功效。The effect of the present invention is that: the encoding module arranges the bits of the same position of the sub-pixels of the first pixel and the second pixel at the same position together, thereby reducing the number of bit flips during pixel transmission, In order to achieve the effect of reducing electromagnetic interference and power consumption.
在本發明被詳細描述前,應當注意在以下的說明內容中,類似的元件是以相同的編號來表示。Before the present invention is described in detail, it should be noted that in the following description, similar elements are denoted by the same number.
參閱圖2及圖3,說明本發明編碼器的一第一實施例及該編碼器如何實施本發明資料編碼方法的一第一實施例。2 and 3, a first embodiment of the encoder of the present invention and a first embodiment of how the encoder implements the data encoding method of the present invention are described.
該編碼器1包含一編碼模組11,該編碼模組11電連接一儲存單元2,該儲存單元2儲存有顯示資料,該顯示資料包括一第一像素及一相鄰該第一像素的第二像素,每一像素包括N個依序排列的子像素,每一子像素具有M個依序排列的位元。在本第一實施例中每一像素例如包括3個子像素,依序分別為紅色子像素、綠色子像素,及藍色子像素。The encoder 1 includes an encoding module 11 that is electrically connected to a storage unit 2 that stores display data including a first pixel and a third pixel adjacent to the first pixel Two pixels, each pixel includes N sequentially arranged sub-pixels, and each sub-pixel has M sequentially arranged bits. In the first embodiment, each pixel includes, for example, three sub-pixels, which are sequentially a red sub-pixel, a green sub-pixel, and a blue sub-pixel.
該編碼模組11用以將該第二像素的下一個子像素的第一個位元編排到該第一像素的下一個子像素的第一個位元旁,再將該第二像素的該第一個子像素的下一個位元編排到該第一像素的該第一個子像素的下一個位元旁,重複地編排該第二像素的該第一個子像素的下一個位元直到該第二像素的該第一個子像素的最後一個位元編排到該第一像素的該第一個子像素的最後一個位元旁,且該編碼模組11還將該第二像素的下一個子像素的第一個位元編排到該第一像素的下一個子像素的第一個位元旁,再將該第二像素的該下一個子像素的下一個位元編排到該第一像素的該下一個子像素的下一個位元旁,重複地編排該第二像素的該下一個子像素的下一個位元直到該第二像素的該下一個子像素的最後一個位元編排到該第一像素的該下一個子像素的最後一個位元旁,重複地編排該第二像素的下一個子像素的每一位元直到該第二像素的最後一個子像素的最後一個位元編排到該第一像素的最後一個子像素的最後一個位元旁。The encoding module 11 is used to arrange the first bit of the next sub-pixel of the second pixel next to the first bit of the next sub-pixel of the first pixel, and then to The next bit of the first sub-pixel is arranged next to the next bit of the first sub-pixel of the first pixel, and the next bit of the first sub-pixel of the second pixel is repeatedly arranged until The last bit of the first sub-pixel of the second pixel is arranged next to the last bit of the first sub-pixel of the first pixel, and the encoding module 11 The first bit of a sub-pixel is arranged next to the first bit of the next sub-pixel of the first pixel, and then the next bit of the next sub-pixel of the second pixel is arranged to the first Next to the next bit of the next sub-pixel of the pixel, the next bit of the next sub-pixel of the second pixel is repeatedly arranged until the last bit of the next sub-pixel of the second pixel is arranged to Next to the last bit of the next sub-pixel of the first pixel, repeat Each bit of the next sub-pixel of the second pixel is arranged until the last bit of the last sub-pixel of the second pixel is arranged next to the last bit of the last sub-pixel of the first pixel.
以下說明本發明資料編碼方法的該第一實施例。The first embodiment of the data encoding method of the present invention will be described below.
在步驟201中,該編碼模組11編排該第一像素的第1個子像素的該等位元及該第二像素的第1個子像素的該等位元,也就是i=1。In step 201, the encoding module 11 arranges the bits of the first sub-pixel of the first pixel and the bits of the first sub-pixel of the second pixel, that is, i = 1.
在步驟202中,該編碼模組11編排該第一像素的該等子像素的第1個位元及該第二像素的該等子像素的第1個位元,也就是j=1。In step 202, the encoding module 11 arranges the first bit of the sub-pixels of the first pixel and the first bit of the sub-pixels of the second pixel, that is, j = 1.
在步驟203中,該編碼模組11將該第二像素的第i個子像素的第j個位元編排到該第一像素的第i個子像素的第j個位元旁。In step 203, the encoding module 11 arranges the j-th bit of the i-th sub-pixel of the second pixel next to the j-th bit of the i-th sub-pixel of the first pixel.
在步驟204中,該編碼模組11判定該第一像素的第i個子像素的第j個位元及該第二像素的第i個子像素的第j個位元是否為第M個位元,亦即判定是否j=M。當該編碼模組11判定出該第一像素的第i個子像素的第j個位元及該第二像素的第i個子像素的第j個位元不為第M個位元時,流程進行步驟205。當該編碼模組11判定出該第一像素的第i個子像素的第j個位元及該第二像素的第i個子像素的第j個位元為第M個位元時,流程進行步驟206。In step 204, the encoding module 11 determines whether the j-th bit of the i-th sub-pixel of the first pixel and the j-th bit of the i-th sub-pixel of the second pixel are M-th bit, That is to say whether j = M. When the encoding module 11 determines that the j-th bit of the i-th sub-pixel of the first pixel and the j-th bit of the i-th sub-pixel of the second pixel are not the M-th bit, the flow proceeds Step 205. When the encoding module 11 determines that the j-th bit of the i-th sub-pixel of the first pixel and the j-th bit of the i-th sub-pixel of the second pixel are the M-th bit, the process proceeds to steps 206.
在步驟205中,該編碼模組11編排該第一像素的第i個子像素的第(j+1)個位元及該第二像素的第i個子像素的第(j+1)個位元,亦即將j設為j+1。之後,重複步驟203~204直到j=M。In step 205, the encoding module 11 arranges the (j + 1) th bit of the i-th subpixel of the first pixel and the (j + 1) th bit of the i-th subpixel of the second pixel , That is, j is set to j + 1. Thereafter, steps 203 to 204 are repeated until j = M.
在步驟206中,該編碼模組11判定該第一像素的第i個子像素及該第二像素的第i個子像素是否為第N個子像素,亦即判定是否i=N。當該編碼模組11判定出該第一像素的第i個子像素及該第二像素的第i個子像素不為第N個子像素時,流程進行步驟207。當該編碼模組11判定出該第一像素的第i個子像素及該第二像素的第i個子像素為第N個子像素時,流程結束。In step 206, the encoding module 11 determines whether the i-th sub-pixel of the first pixel and the i-th sub-pixel of the second pixel are N-th sub-pixels, that is, whether i = N is determined. When the encoding module 11 determines that the i-th sub-pixel of the first pixel and the i-th sub-pixel of the second pixel are not the N-th sub-pixel, the flow proceeds to step 207. When the encoding module 11 determines that the i-th sub-pixel of the first pixel and the i-th sub-pixel of the second pixel are N-th sub-pixels, the process ends.
在步驟207中,該編碼模組11編排該第一像素的第(i+1)個子像素及該第二像素的第(i+1)個子像素,亦即將i設為i+1。之後,重複步驟202~206直到i=N。In step 207, the encoding module 11 arranges the (i + 1) th subpixel of the first pixel and the (i + 1) th subpixel of the second pixel, that is, i is set to i + 1. After that, steps 202 ~ 206 are repeated until i = N.
參閱圖4,舉例來說,假設M=8,N=3,即每一像素包括3個子像素,即紅色子像素、綠色子像素,及藍色子像素,每一子像素具有8個位元,假設該第一像素及該第二像素相同,且該第一像素或該第二像素的位元可個別地表示為10101010 10101010 10101010,當在傳輸該第一像素及該第二像素時,位元翻轉次數為42,在經過步驟201~207的編碼後,該第一像素或該第二像素的位元可個別地表示為1100110011001100 1100110011001100 1100110011001100,在傳輸該第一像素及該第二像素時,位元翻轉次數為21,由此可知相較於現有的編碼方法,在傳輸該第一像素及該第二像素只需要較低的(一半)位元翻轉次數。Referring to FIG. 4, for example, assuming M = 8 and N = 3, that is, each pixel includes 3 sub-pixels, that is, red sub-pixel, green sub-pixel, and blue sub-pixel, each sub-pixel has 8 bits , Assuming that the first pixel and the second pixel are the same, and the bits of the first pixel or the second pixel can be individually expressed as 10101010 10101010 10101010, when transmitting the first pixel and the second pixel, the bit The number of cell inversions is 42. After encoding in steps 201 to 207, the bits of the first pixel or the second pixel can be individually expressed as 1100110011001100 1100110011001100 1100110011001100. When transmitting the first pixel and the second pixel, The number of bit flips is 21, which shows that compared to the existing encoding method, only a lower (half) number of bit flips is required to transmit the first pixel and the second pixel.
值得注意的是,在本第一實施例中,該編碼模組11係編排該第一像素及該第二像素的所有子像素的所有位元,例如編排紅色子像素的所有位元、綠色子像素的所有位元,及藍色子像素的所有位元,在其他實施例中,該編碼模組11亦可只編排該第一像素及該第二像素的第一個子像素的所有位元,例如只編排紅色子像素的所有位元,但不以此為限。It is worth noting that in the first embodiment, the encoding module 11 arranges all the bits of all sub-pixels of the first pixel and the second pixel, for example, arranges all the bits of the red sub-pixel and the green sub-pixel All the bits of the pixel and all the bits of the blue sub-pixel. In other embodiments, the encoding module 11 may only arrange all the bits of the first sub-pixel of the first pixel and the second pixel , For example, only arrange all the bits of the red sub-pixel, but not limited to this.
要再注意的是,在本第一實施例中,該編碼模組11係將該第一像素及該第二像素編碼,在其他實施例中,當該顯示資料包括多個像素時,該編碼模組11可以將該等像素兩兩編碼,例如該顯示資料包括6個像素,該編碼模組11將第1個像素及第2個像素編碼,並將第3個像素及第4個像素編碼,再將第5個像素及第6個像素編碼,且該編碼模組11可以將多個像素一起編碼,例如該顯示資料包括6個像素,該編碼模組11將第1個像素、第2個像素及第3個像素編碼,並將第4個像素、第5個像素及第6個像素編碼,且若越多像素一起編碼,位元翻轉次數越低,但不限於此。It should be further noted that in the first embodiment, the encoding module 11 encodes the first pixel and the second pixel. In other embodiments, when the display data includes multiple pixels, the encoding The module 11 can encode the pixels in pairs. For example, the display data includes 6 pixels. The encoding module 11 encodes the first pixel and the second pixel, and encodes the third pixel and the fourth pixel. , And then encode the fifth pixel and the sixth pixel, and the encoding module 11 can encode multiple pixels together, for example, the display data includes 6 pixels, the encoding module 11 encodes the first pixel, the second Pixels and the third pixel are encoded, and the fourth pixel, the fifth pixel and the sixth pixel are encoded, and if more pixels are encoded together, the number of bit flips is lower, but not limited to this.
參閱圖2及圖5,說明本發明編碼器及該編碼器如何實施本發明資料編碼方法的一第二實施例。該編碼器1的該第二實施例類似於該第一實施例,其不同之處在於:該編碼模組11用以將該第二像素的第一個子像素的第一個位元編排到該第一像素的第一個子像素的第一個位元旁,再將該第二像素的下一個子像素的第一個位元編排到該第一像素的下一個子像素的第一個位元旁,重複地編排該第二像素的下一個子像素的第一個位元直到將該第二像素的最後一個子像素的第一個位元編排到該第一像素的最後一個子像素的第一個位元旁,且該編碼模組11還將該第二像素的第一個子像素的下一個位元編排到該第一像素的第一個子像素的下一個位元旁,再將該第二像素的下一個子像素的下一個位元編排到該第一像素的下一個子像素的下一個位元旁,重複地編排該第二像素的下一個子像素的下一個位元直到該第二像素的最後一個子像素的下一個位元編排到該第一像素的最後一個子像素的下一個位元旁,重複地編排該第二像素的每一子像素的下一個位元直到將該第二像素的最後一個子像素的最後一個位元編排到該第一像素的最後一個子像素的最後一個位元旁。2 and 5 illustrate a second embodiment of the encoder of the present invention and how the encoder implements the data encoding method of the present invention. The second embodiment of the encoder 1 is similar to the first embodiment, except that the encoding module 11 is used to arrange the first bit of the first sub-pixel of the second pixel to Next to the first bit of the first sub-pixel of the first pixel, and then arrange the first bit of the next sub-pixel of the second pixel to the first bit of the next sub-pixel of the first pixel Next to the bit, the first bit of the next sub-pixel of the second pixel is repeatedly arranged until the first bit of the last sub-pixel of the second pixel is arranged to the last sub-pixel of the first pixel Next to the first bit of the first pixel, and the encoding module 11 also arranges the next bit of the first sub-pixel of the second pixel to the next bit of the first sub-pixel of the first pixel, And then arrange the next bit of the next sub-pixel of the second pixel next to the next bit of the next sub-pixel of the first pixel, and repeatedly arrange the next bit of the next sub-pixel of the second pixel Cells until the next bit of the last sub-pixel of the second pixel is arranged to the first Next to the next bit of the last sub-pixel of the pixel, the next bit of each sub-pixel of the second pixel is repeatedly arranged until the last bit of the last sub-pixel of the second pixel is arranged to the Next to the last bit of the last sub-pixel of a pixel.
以下說明本發明資料編碼方法的該第二實施例。The second embodiment of the data encoding method of the present invention will be described below.
在步驟301中,該編碼模組11編排該第一像素的該等子像素的第1個位元及該第二像素的該等子像素的第1個位元,也就是j=1。In step 301, the encoding module 11 arranges the first bit of the sub-pixels of the first pixel and the first bit of the sub-pixels of the second pixel, that is, j = 1.
在步驟302中,該編碼模組11編排該第一像素的第1個子像素的該等位元及該第二像素的第1個子像素的該等位元,也就是i=1。In step 302, the encoding module 11 arranges the bits of the first sub-pixel of the first pixel and the bits of the first sub-pixel of the second pixel, that is, i = 1.
在步驟303中,該編碼模組11將該第二像素的第i個子像素的第j個位元編排到該第一像素的第i個子像素的第j個位元旁。In step 303, the encoding module 11 arranges the j-th bit of the i-th sub-pixel of the second pixel next to the j-th bit of the i-th sub-pixel of the first pixel.
在步驟304中,該編碼模組11判定該第一像素的第i個子像素及該第二像素的第i個子像素是否為第N個子像素,亦即判定是否i=N。當該編碼模組11判定出該第一像素的第i個子像素及該第二像素的第i個子像素不為第N個子像素時,流程進行步驟305。當該編碼模組11判定出該第一像素的第i個子像素及該第二像素的第i個子像素為第N個子像素時,流程進行步驟306。In step 304, the encoding module 11 determines whether the i-th sub-pixel of the first pixel and the i-th sub-pixel of the second pixel are N-th sub-pixels, that is, whether i = N is determined. When the encoding module 11 determines that the i-th sub-pixel of the first pixel and the i-th sub-pixel of the second pixel are not N-th sub-pixels, the process proceeds to step 305. When the encoding module 11 determines that the i-th sub-pixel of the first pixel and the i-th sub-pixel of the second pixel are N-th sub-pixels, the process proceeds to step 306.
在步驟305中,該編碼模組11編排該第一像素的第(i+1)個子像素及該第二像素的第(i+1)個子像素,亦即將i設為i+1。之後,重複步驟303~304直到i=N。In step 305, the encoding module 11 arranges the (i + 1) th subpixel of the first pixel and the (i + 1) th subpixel of the second pixel, that is, i is set to i + 1. After that, steps 303 ~ 304 are repeated until i = N.
在步驟306中,該編碼模組11判定該第一像素的第i個子像素的第j個位元及該第二像素的第i個子像素的第j個位元是否為第M個位元,亦即判定是否j=M。當該編碼模組11判定出該第一像素的第i個子像素的第j個位元及該第二像素的第i個子像素的第j個位元不為第M個位元時,流程進行步驟307。當該編碼模組11判定出該第一像素的第i個子像素的第j個位元及該第二像素的第i個子像素的第j個位元為第M個位元時,流程結束。In step 306, the encoding module 11 determines whether the j-th bit of the i-th sub-pixel of the first pixel and the j-th bit of the i-th sub-pixel of the second pixel are M-th bit, That is to say whether j = M. When the encoding module 11 determines that the j-th bit of the i-th sub-pixel of the first pixel and the j-th bit of the i-th sub-pixel of the second pixel are not the M-th bit, the flow proceeds Step 307. When the encoding module 11 determines that the j-th bit of the i-th sub-pixel of the first pixel and the j-th bit of the i-th sub-pixel of the second pixel are M-th bit, the flow ends.
在步驟307中,該編碼模組11編排該第一像素的第i個子像素的第(j+1)個位元及該第二像素的第i個子像素的第(j+1)個位元,亦即將j設為j+1。之後,重複步驟302~306直到j=M。In step 307, the encoding module 11 arranges the (j + 1) th bit of the i-th subpixel of the first pixel and the (j + 1) th bit of the i-th subpixel of the second pixel , That is, j is set to j + 1. After that, steps 302 ~ 306 are repeated until j = M.
值得注意的是,在本第二實施例中,該編碼模組11係編排該第一像素及該第二像素的所有子像素的所有位元,例如編排紅色子像素的所有位元、綠色子像素的所有位元,及藍色子像素的所有位元,在其他實施例中,該編碼模組11亦可只編排該第一像素及該第二像素的所有子像素之第一個位元,例如只編排紅色子像素的第1個位元、綠色子像素的第1個位元,及藍色子像素的第1個位元,但不以此為限。It is worth noting that in the second embodiment, the encoding module 11 arranges all the bits of all the sub-pixels of the first pixel and the second pixel, for example, arranges all the bits of the red sub-pixel and the green All bits of the pixel and all bits of the blue sub-pixel. In other embodiments, the encoding module 11 may also arrange only the first bit of all sub-pixels of the first pixel and the second pixel For example, only the first bit of the red sub-pixel, the first bit of the green sub-pixel, and the first bit of the blue sub-pixel are arranged, but not limited to this.
綜上所述,本發明資料編碼方法及編碼器,藉由該編碼模組11將相鄰像素的同一位置的子像素的同一位置的位元編排在一起,藉此降低傳輸像素時的位元翻轉次數,以達到降低電磁干擾及功率消耗的功效,故確實能達成本發明的目的。In summary, in the data encoding method and encoder of the present invention, the encoding module 11 arranges the bits at the same position of the sub-pixels of the same position of adjacent pixels together, thereby reducing the bit when transmitting pixels The number of flips is to achieve the effect of reducing electromagnetic interference and power consumption, so it can indeed achieve the purpose of cost invention.
惟以上所述者,僅為本發明的實施例而已,當不能以此限定本發明實施的範圍,凡是依本發明申請專利範圍及專利說明書內容所作的簡單的等效變化與修飾,皆仍屬本發明專利涵蓋的範圍內。However, the above are only examples of the present invention, and the scope of implementation of the present invention cannot be limited by this, any simple equivalent changes and modifications made according to the scope of the patent application of the present invention and the content of the patent specification are still classified as Within the scope of the invention patent.
1‧‧‧編碼器 1‧‧‧ Encoder
11‧‧‧編碼模組 11‧‧‧Coding module
2‧‧‧儲存單元 2‧‧‧Storage unit
201~207‧‧‧步驟 201 ~ 207‧‧‧Step
301~307‧‧‧步驟 301 ~ 307‧‧‧Step
本發明的其他的特徵及功效,將於參照圖式的實施方式中清楚地呈現,其中: 圖1是一示意圖,說明現有的資料編碼方法; 圖2是一方塊圖,說明本發明編碼器的一第一實施例; 圖3是一流程圖,說明本發明資料編碼方法的一第一實施例; 圖4是一示意圖,說明本發明資料編碼方法的該第一實施例;及 圖5是一流程圖,說明本發明資料編碼方法的一第二實施例。Other features and functions of the present invention will be clearly presented in the embodiments with reference to the drawings, where: FIG. 1 is a schematic diagram illustrating the existing data encoding method; FIG. 2 is a block diagram illustrating the encoder of the present invention. A first embodiment; FIG. 3 is a flowchart illustrating a first embodiment of the data encoding method of the present invention; FIG. 4 is a schematic diagram illustrating the first embodiment of the data encoding method of the present invention; and FIG. 5 is a The flowchart illustrates a second embodiment of the data encoding method of the present invention.
Claims (8)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW106125583A TWI685248B (en) | 2017-07-28 | 2017-07-28 | Data encoding method and encoder |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW106125583A TWI685248B (en) | 2017-07-28 | 2017-07-28 | Data encoding method and encoder |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201911866A true TW201911866A (en) | 2019-03-16 |
TWI685248B TWI685248B (en) | 2020-02-11 |
Family
ID=66590152
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW106125583A TWI685248B (en) | 2017-07-28 | 2017-07-28 | Data encoding method and encoder |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI685248B (en) |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5619429B2 (en) * | 2010-01-28 | 2014-11-05 | 株式会社ジャパンディスプレイ | Driving method of image display device and driving method of image display device assembly |
JP5770073B2 (en) * | 2011-11-25 | 2015-08-26 | 株式会社ジャパンディスプレイ | Display device and electronic device |
KR101895530B1 (en) * | 2012-02-10 | 2018-09-06 | 삼성디스플레이 주식회사 | Display device and driving method of the same |
US9098887B2 (en) * | 2012-10-12 | 2015-08-04 | Mediatek Inc. | Image compression method and apparatus for encoding pixel data of frame into interleaved bit-stream, and related image decompression method and apparatus |
US9495721B2 (en) * | 2012-12-21 | 2016-11-15 | Nvidia Corporation | Efficient super-sampling with per-pixel shader threads |
US9772849B2 (en) * | 2014-11-14 | 2017-09-26 | Intel Corporation | Four-dimensional morton coordinate conversion processors, methods, systems, and instructions |
-
2017
- 2017-07-28 TW TW106125583A patent/TWI685248B/en active
Also Published As
Publication number | Publication date |
---|---|
TWI685248B (en) | 2020-02-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102542974B (en) | Method and apparatus for transmitting data between timing controller and source driver, having bit error rate test function | |
CN103093732B (en) | Driving device and display device | |
HRP20190794T1 (en) | Device and method of improving the perceptual luminance nonlinearity-based image data exchange across different display capabilities | |
CN1136532C (en) | System and method for data planarization | |
CN102708803B (en) | Method for realizing controllable gray level of LED constant current driver and constant current driver | |
CN102136261B (en) | LCD panel | |
KR20130127230A (en) | Display device | |
CN101404134B (en) | Display panel using half-source drive architecture and display data supply method thereof | |
DE102013105559A1 (en) | A method of detecting a bit depth and interface device for a display device using the same | |
KR20160093181A (en) | Command inputting method and display system | |
CN105405381A (en) | Shift register and driving method thereof, driving circuit and array substrate | |
KR20160087879A (en) | Data transmission method, processor and terminal | |
KR20130011173A (en) | Interface driving circuit and flat display device inculding the same | |
CN103680376B (en) | Timing controller, its driving method and use its panel display apparatus | |
KR20150120620A (en) | Display driver ic and display system | |
CN101675414A (en) | Modulation apparatus and image display apparatus | |
CN101587690B (en) | Data transmission device and related method | |
CN108053784A (en) | A kind of test system and method for high speed image signal source | |
CN100468516C (en) | Dual function transmitter combining low voltage differential signals and transition minimized differential signals | |
TWI685248B (en) | Data encoding method and encoder | |
CN105791850B (en) | A kind of encoder and its coding method, decoder and its coding/decoding method | |
CN105025277A (en) | LED display fiber optic transmission system | |
WO2017045255A1 (en) | Drive device and liquid crystal display | |
CN204808834U (en) | LED lamp plate | |
US20150279315A1 (en) | Driving circuit for driving color display to display black-and-white/grayscale images and data conversion circuit thereof |