TW201110685A - Electronic image sensor, method for correlated double sampling in electronic image sensor, method for correlated double sampling, snapshop and simultaneous electronic shutter action in electronic image sensor, and imaging system with electronic image sen - Google Patents
Electronic image sensor, method for correlated double sampling in electronic image sensor, method for correlated double sampling, snapshop and simultaneous electronic shutter action in electronic image sensor, and imaging system with electronic image sen Download PDFInfo
- Publication number
- TW201110685A TW201110685A TW98131036A TW98131036A TW201110685A TW 201110685 A TW201110685 A TW 201110685A TW 98131036 A TW98131036 A TW 98131036A TW 98131036 A TW98131036 A TW 98131036A TW 201110685 A TW201110685 A TW 201110685A
- Authority
- TW
- Taiwan
- Prior art keywords
- point
- signal
- image sensor
- charge
- image
- Prior art date
Links
- 238000005070 sampling Methods 0.000 title claims abstract description 70
- 238000000034 method Methods 0.000 title claims description 20
- 230000002596 correlated effect Effects 0.000 title claims description 7
- 230000009471 action Effects 0.000 title description 3
- 238000003384 imaging method Methods 0.000 title description 2
- 238000005036 potential barrier Methods 0.000 claims abstract description 7
- 238000003860 storage Methods 0.000 claims description 49
- 238000012546 transfer Methods 0.000 claims description 21
- 230000004888 barrier function Effects 0.000 claims description 17
- 230000001360 synchronised effect Effects 0.000 claims description 17
- 238000005381 potential energy Methods 0.000 claims description 15
- 239000013078 crystal Substances 0.000 claims description 3
- 238000007667 floating Methods 0.000 claims description 2
- 230000015572 biosynthetic process Effects 0.000 claims 1
- 230000006870 function Effects 0.000 description 25
- 238000010586 diagram Methods 0.000 description 16
- 230000008021 deposition Effects 0.000 description 10
- 238000013461 design Methods 0.000 description 9
- 230000005540 biological transmission Effects 0.000 description 7
- 230000008569 process Effects 0.000 description 7
- 230000000875 corresponding effect Effects 0.000 description 6
- 230000000295 complement effect Effects 0.000 description 5
- 238000001514 detection method Methods 0.000 description 4
- 241000282320 Panthera leo Species 0.000 description 3
- 230000008859 change Effects 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 239000000835 fiber Substances 0.000 description 3
- 238000005259 measurement Methods 0.000 description 3
- 230000003287 optical effect Effects 0.000 description 3
- 238000000605 extraction Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 238000005096 rolling process Methods 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 241000282376 Panthera tigris Species 0.000 description 1
- KZNMRPQBBZBTSW-UHFFFAOYSA-N [Au]=O Chemical compound [Au]=O KZNMRPQBBZBTSW-UHFFFAOYSA-N 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 230000003139 buffering effect Effects 0.000 description 1
- 230000000747 cardiac effect Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 230000007774 longterm Effects 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 230000008439 repair process Effects 0.000 description 1
- 230000001953 sensory effect Effects 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 238000012549 training Methods 0.000 description 1
Landscapes
- Transforming Light Signals Into Electric Signals (AREA)
- Solid State Image Pick-Up Elements (AREA)
Abstract
Description
201110685 六、發明說明: 【發明所屬之技術領域】 本發明係與互補金氧半導體(CMOS)影像感測器(以下簡稱為 CMOS影像感測器)有關,尤指可提供CMOS影像感測器電子同步 快門(simultaneous electronic shutter action, SESA )圖框儲存(frame storage)功能以及相關性雙取樣(correiated double sampling)功能之裝 置及其相關方法。 【先前技術】 數位相機為現今所廣泛使用的電子產品,而在數位相機内,具 有用以將光線轉換為電荷的影像感測器;影像感測器可依據其採用 的原理而區分為電荷耗合裝置(charge_c〇Upie(j device)影像感測器 (亦即俗稱CCD影像感測器)以及CMOS影像感測器,其中CMOS 衫像感測器即基於互補金氧半導體技術而製造。 對於CMOS景;像感測器而言,像素(pixel)是一個在影像感測器 。中可產生不同輸出強度之輸出訊號的元件 ,而像素所產生的輸出訊 说的強度係正比於人射光的光線強度,此外,影像制器中的每個 素更用來偵測、儲存以及輸出訊號之用。—般而論,影像 感測盗通常會使社動(aetive)像素畴被動(㈣㈣像素來進 201110685 •行影像感測;而簡略來說,其内具有放大n (ampHfler)或是訊號緩 衝器的像素即可稱之為主動像素,而其内僅包含光檢測器以及開關 的像素則被稱之為被動像素。針對—個典型由主動像素構成的 CMOS影像而言,其_每個线像素分別包含錢以感測 光線的光二極體以及用以維持所測得之訊號的寄生電容。 請參閱第1圖’第1圖所示為習知主動像素的結構示意圖。如 φ第1圖所示,主動像素1⑻包含有三個節點10卜103以及105,其 中節點101為用來偵測訊號的感測節點,節點1〇3為用以儲存訊號 之儲存點,而節點105則為用以輸出訊號之取樣點。在不同的設計 中,感測點(亦即節點1〇1)、儲存點(亦即節點1〇3)以及取樣點 (亦即節點105)可彼此重疊(overlapped)或分離;也就是說,可 隨著不同的設計需求來選擇使用單一個節點或使用彼此相互區隔的 三個節點來執行前述影像感測器之偵測、儲存以及取樣運作。 鲁 在第1圖中,主動像素1〇〇更包含有一放大器106,放大器 106用以對由取樣點(郎點輸出的取樣訊號進行訊號放大,以 進而產生一輸出107,輸出107之後將被傳送至數位相機的其他電 路(未顯不於圖中)以進行後續的訊號處理。另外,主動像素1〇〇 亦可具有閘道(gateway) 102以及1〇4,閘道102係位於節點1〇1 與節點103中間,而閘道1〇4係位於節點1〇3與節點1〇5之間。由 • 於主動像素之閘道為熟習此項技藝之人士所知,故在此便不贅述。 201110685 對於採用主動像素的CMOS影像感測器而言,相關性雙取樣 (^related doub丨e sampling)運作常會被採用來消除cm〇s影像感 測器的低頻雜訊,而關於相關性雙取樣的運作原理則說明如下·· 在相關性雙取樣的運作流程中,於時間t】時,可先得到一第一 讀出電壓訊號(v〇ltagesignaireadout) ,其中V!為此時存 在於取樣點(節點1〇5)的雜訊。於時間㈣,(叫=一),一訊 號傳送至取樣點,而後得到—第二訊號讀出:v_ = Vn2〜。換句g =在相·雙取樣運作中,第—次㈣出運作伽以讀取雜^ 而弟-次的讀出運作則是用以讀取雜訊(Μ與所需之訊號㈤。 因此,相關性雙取樣的運作係藉由將由第二 的第二取樣值中減去了從第—次讀出運作中取 。貝、 表不如下 藉此取得所需的訊號,而所操取出的訊號Δν、取樣值,以 Δν. V〇tt,2 ~ V〇un = (V»2 + ~ (v«.) = (vm2 - vsl) + (〜-ν„·)的值將赭 非吊微小時, 町值將趨近於零;換言之,此 。 州所碎的輪出訊號 也就是說,相關性雙取樣運作可視 的高通據波器。當時間長度△,越小,則截止_=^低頻雜訊 円,可進一步 201110685 地抑制雜訊,也因此,通常會盡可能地縮短兩個讀出運作中的時間 間隔&。對於具有主動像素的影像感測器來說,通常一理想相關性 雙取樣運作的時_隔〜可域雛秒(mieiOse_s)或更短。不 過,一個可執行相關性雙取樣運作的主動像素會需要具備有兩個不 同的儲存點來進行域儲存運作,雜這兩個畴點之中的其中一 個儲存點另可用紐行減侧或纖轉。糾,要能提供完整 的相關性雙取樣運作,將需要在後端的讀出電路中也進行相關的^ 運作,這些後續的運作將會產生更多_訊來預感測 請參閱第2圖,第2圖所示為習知影像感測器的示音圖。 如第2圖所示,影像感測請包含有一像素陣列㈣㈣ Z2T210 ## M^t(c〇iu-^^N mrow) 4的像素215 ’其中每-列標示為214,而每一行標示 16,而Μ個行處理器22〇則分別耦接至“行幻卜 22〇每次只能處理一列214的資料 、仃W益 便需伽h W㈣〜像L(如影像感測器200) 母-人只執行一重置運作或一讀出運 =執行咖侧纖,输獅===於 作即需ΐ費==出機制。然而’通常對於一單一列214的讀出運 而言,將需,千列的影像感測器 圖框(f^r 她)或更長的時間來取得一整個 的影像物件;生=。這些耗時良久的讀出時間將導致動態 不良的效果,甚域得晝面。前述的這些 201110685 與其他攝影設備所亟 缺點是現今數位相機(其包含有影像感測器) 需消除/避免的。 s事實上’影像/攝影裝置通常會採用快照(snapsh〇t〇peration)以 ^子同步决門(slmultane〇usekc_utteracti〇n,sesa)圖 二二arestGmge)運作。快照運作表承―個影像感測器内的所有 開始~止曝光:而對影像感測11而言,藉由控制曝光起 為雷早㈣截止的運作來翻綠速·門_⑽程,即被稱之 ===門(圖框儲存)運作,為了說明簡便起見,後續將簡 同牛^=門圖框儲存運作為電子同步快門;而如前所述,電子 ttri财的像素在同樣的時間進行影像感測。然而,現 電子提供使用者—個同時提供真正相關性雙取樣功能和 =步快門功能的_影像感測器。另一方面,如前所述,主 ==著不同的設計需求而具有不同的架構,例如由三個電 素(下述將簡稱為心動像素)、由四個電晶體 2 ,_树_素),例如—光閘極主動 像幸)料五個電3日體所構成的主動像素(後續將簡稱為5Τ主動 像素)料。以下將酬這些不關構社動像素。 圖:第Τ第3圖所示為習…動像素的結構示意 像素勤具有三個電晶體勝猶謂, 進素獅提供了非嫌咖節謂係用以 丁_測、訊號儲存以及訊號輸出運作。當然,3Τ主動像素· 201110685 熟習本項技藝之人 另具有其他的元件,由於3T _像素的結構已為 士所熟知,故在此便不另贅述。 之閱第4圖與第3圖,第4圖為具料列之第3圖所示 =3Τ主動像素的像素陣列的CM〇s影像感剩器的時序訊號矛201110685 VI. Description of the Invention: [Technical Field] The present invention relates to a complementary metal oxide semiconductor (CMOS) image sensor (hereinafter referred to as a CMOS image sensor), and particularly provides a CMOS image sensor electronic A synchronous electronic shutter action (SESA) frame storage function and a correlated double sampling function device and related methods. [Prior Art] A digital camera is an electronic product widely used today, and in a digital camera, an image sensor for converting light into electric charge; an image sensor can be classified into a charge according to a principle adopted by the image sensor. A device (charge_c〇Upie (j device) image sensor (also known as a CCD image sensor) and a CMOS image sensor, wherein the CMOS image sensor is fabricated based on complementary metal oxide semiconductor technology. For CMOS In the case of a sensor, a pixel is an element in an image sensor that produces output signals of different output intensities, and the intensity of the output of the pixel is proportional to the light of the person. Intensity, in addition, each element in the image controller is used to detect, store, and output signals. In general, image sensory stealing usually makes the aetive pixel domain passive ((4) (four) pixels come in. 201110685 • Line image sensing; in short, a pixel with a magnified n (ampHfler) or signal buffer can be called an active pixel, and only contains a photodetector and a switch. The pixel is called a passive pixel. For a CMOS image typically composed of active pixels, each line pixel contains money to sense the light diode and to maintain the measured signal. Parasitic capacitance. Please refer to Fig. 1 'Fig. 1 is a schematic diagram showing the structure of a conventional active pixel. As shown in Fig. 1, active pixel 1 (8) includes three nodes 10 and 103, and node 101 is used for The sensing node of the detection signal, the node 1〇3 is a storage point for storing the signal, and the node 105 is a sampling point for outputting the signal. In different designs, the sensing point (ie, node 1〇1) The storage points (ie, nodes 1〇3) and the sampling points (ie, nodes 105) can be overlapped or separated from each other; that is, a single node can be selected or used with each other depending on different design requirements. The three nodes that are separated from each other perform the detection, storage, and sampling operations of the image sensor. In Figure 1, the active pixel 1 further includes an amplifier 106 for the sampling point ( Lang point output The signal is amplified to generate an output 107, which is then transmitted to other circuitry of the digital camera (not shown) for subsequent signal processing. In addition, the active pixel 1 can also have a gate. Gateways 102 and 1〇4, the gateway 102 is located between the node 1〇1 and the node 103, and the gateway 1〇4 is located between the node 1〇3 and the node 1〇5. The gates are known to those skilled in the art and will not be described here. 201110685 For CMOS image sensors using active pixels, the correlation of double sampling (^related doub丨e sampling) operations is often used. Eliminate the low-frequency noise of the cm〇s image sensor, and the operation principle of the correlation double sampling is as follows: · In the operation process of correlation double sampling, at time t], a first reading can be obtained first. The voltage signal (v〇ltagesignaireadout), where V! is the noise present at the sampling point (node 1〇5). At time (4), (called = one), a signal is transmitted to the sampling point, and then obtained - the second signal is read: v_ = Vn2~. In other words g = in the phase double sampling operation, the first (four) out of operation gamma to read the miscellaneous ^ and the second - reading operation is used to read the noise (Μ and the required signal (five). The correlation double sampling operation is performed by subtracting the second second sampling value from the first reading operation, and the following signals are obtained as follows. The signal Δν, the sample value, is Δν. V〇tt, 2 ~ V〇un = (V»2 + ~ (v«.) = (vm2 - vsl) + (~-ν„·) In a small hour, the value of the town will approach zero; in other words, the broken signal of the state is that the correlation double sampling operation is visible to the high-pass data. When the length of time △, the smaller, the cutoff _= ^Low-frequency noise 円, can further suppress noise in 201110685, and therefore, usually shorten the time interval between the two read operations as much as possible. For image sensors with active pixels, usually an ideal Correlation double sampling operation time_separation~ can be fielded (mieiOse_s) or shorter. However, a master of executable correlation double sampling operation The pixel will need to have two different storage points for the domain storage operation. One of the two storage points can be used to reduce the side or the fiber. It is necessary to provide a complete correlation double. The sampling operation will require the related operation in the readout circuit of the back end. These subsequent operations will generate more information. For pre-sensing, please refer to Figure 2, and Figure 2 shows the conventional image sensing. The sound map of the device. As shown in Figure 2, the image sensing includes a pixel array (4) (4) Z2T210 ## M^t(c〇iu-^^N mrow) 4 pixel 215 'where each column is labeled 214 Each line is marked with 16 and the line processor 22〇 is respectively coupled to the line of illusion 22, which can only process one column of 214 data at a time, and the gamma is required to be gamma h (four) ~ like L (such as image Sensor 200) The mother-person performs only one reset operation or one read-out operation = executing the coffee side fiber, the lion lion === for the immediate levy == exit mechanism. However 'usually for a single column 214 For readout, you will need a thousand-column image sensor frame (f^r she) or a longer time to get an entire image object; These long-term readout times will lead to dynamic effects, and the shortcomings of these 201110685 and other photographic equipment are that today's digital cameras (which include image sensors) need to be eliminated/avoided. s. In fact, the [image/photography device] usually uses snapshots (snapsh〇t〇peration) to operate with the sub-synchronization gate (slmultane〇usekc_utteracti〇n, sesa) Figure 22 arestGmge). All the start-stop exposures in the sensor: For the image sensing 11, the control of the exposure is to turn the green speed gate _(10), which is called the === gate. (Frame storage) operation, for the sake of simplicity, the subsequent storage will operate as an electronic synchronous shutter; as described above, the pixels of the electronic ttri are image sensing at the same time. However, the current electronics offer users an image sensor that provides both true correlated double sampling and = step shutter functionality. On the other hand, as mentioned above, the main == different design requirements and different architectures, for example, by three electrons (hereinafter referred to simply as cardiac pixels), by four transistors 2, _tree_ ), for example, the optical gate active image is expected to be an active pixel composed of five electric three-day bodies (hereinafter referred to as 5 Τ active pixels). The following will pay for these non-social pixels. Figure: Figure 3 of Figure 3 shows the structure of the moving pixel. The pixel has three crystals to win. The lion has provided a non-sense system for the measurement, signal storage and signal output. Operation. Of course, 3Τ active pixels·201110685 Those who are familiar with this technique have other components. Since the structure of 3T_pixel is well known, it will not be described here. See Figure 4 and Figure 3, Figure 4 is the timing signal of the CM〇s image sensor residuals of the pixel array of the active pixel in Figure 3
思圖。如第4圖所示,於此一例子中,CM 也 像感測器的像素陣Thinking. As shown in Figure 4, in this example, CM is also like the pixel array of the sensor.
列係採用”列輪式”(rollingrowma耐)機制,而列輪式(或輪式) 運作已於前面關於輪式重置/讀出運作中說明過,這裡每一列的=號 時序將近婦其他_滅,只是每—顺騎―_訊號時序晚匕 了一段時間罷了。對像僻_每—列來說,需要兩個時序咖㈣ 訊號’亦即-重置訊號以及一列選擇訊號,來執行一非相關性 (_-Correlated)之雙取樣運作。舉例來說,於第4圖中,CM〇s影像 感測器之列1的運作將敘述如下,其中CMOS影像感測器使用了 3丁 主動像素300來構成像素陣列。每一列(例如列丨)的運作包含有 以下步驟:The column system uses the "rolling wheel" (rolling type) mechanism, and the column wheel (or wheel) operation has been explained in the previous wheel reset/read operation. Here, the = time sequence of each column will be near the other. _ 灭, but every time - Shun riding - _ signal timing is late for a while. For the _every-column, two timing coffee (four) signals, ie, the reset signal and a list of selection signals, are required to perform a non-correlation (_-Correlated) double sampling operation. For example, in Figure 4, the operation of column 1 of the CM〇s image sensor will be described as follows, wherein the CMOS image sensor uses three active pixels 300 to form a pixel array. The operation of each column (for example, column) includes the following steps:
步驟1:執行一重置運作。首先開啟重置電晶體31〇 (亦即如第4 圖所示,一重置訊號310A產生一脈衝1)以重置節點3〇8; 接著關閉重置電晶體310來開始一個沈積時間長度的電 荷沈積運作使得^⑴^^^+〜’其中電荷乂心)代表一雜訊 訊號的電壓,而重置訊號310A表示加諸於重置電晶體31〇 之閘極上的電壓訊號。 201110685 步驟2:CM0S影像感測器對列i執行一第一讀出運作來對訊號 以及雜訊進行取樣,並因此擷取出一初步的輪出電壓V。 = “而此初步輸出電壓、在第4°圖 11 中標示為V!(2),表示導通列選擇電晶體3〇6後得到的電 壓訊號(在第4 ®中列選擇訊號306A的脈衝2即表示此 時加諸於列選擇電晶體306閘極以啟動電晶體3〇6)。 步驟3:重新啟動重置電晶體31〇來對節點3〇8進行一第二重置 運作。(亦即此時重置訊號310A產生一相對應的脈衝3) 並因此得到一電壓^⑶=v_2 + v„2,其中電壓%⑶表示了此 時得到的電壓訊號。 步驟4:執行-第二讀出運作以完成每一列(例如列〇所需的 運作流程。此時’在第二讀出運作中將取得一第二重置訊 號準位’而%取到的電壓表示為V(mi2=v_2+Vn2,其中電壓 vout2表示在啟動列選擇電晶體3〇6後所擷取到的電壓訊 號’·此時列選擇訊號306A有一相對應的脈衝4,即用以 啟動列選擇電晶體306。 前述之四個步驟即完成一完整圖框中單一列的讀出運作之流 程’而在完成前述四個步驟之後,將可得騎應於—像素的輸出電 壓,表示為:= v⑽2 =、+ (vr_ _ v_) + (〜_ Vn2)。 201110685 瓜來由於%,〜趨近於零,但是訊號差值將等 於Γ",-νϋνη ,其中? 姥佶r诗山杜、 θ很雜錄。由於此時的兩個取 # 因此由此—非相雛雙取樣運作 而得到的最後輸出電壓將為vau,=Kig+万弋。 而3T主動像素3⑻由於其非相關性雙取樣運作而有所受限,這 ΓΓΓΤ主動像素獅僅由單—節謂來執行訊號齡儲存以 #,取樣’讀使得像素在第一次讀出運作時所取得的於沈積時間所 累積的電何,隨即在第二次重置運作中被破壞掉。 請參閱第5圖,第5圖所示為習知叮主動像素的結構示意 圖。相較於第3圖的3Τ主動像素3〇〇,第5圖所示的4Τ主動像素 5⑻更多了-轉以進行訊號制以及訊號儲存之 用,而另-節點504則用來進行訊號取樣。然而,由灯主動像素 .5〇〇所構成的像素陣列仍須以列輪式的方式進行讀取。 請一併參閱第5圖與第6圖,第6圖為第5圖所示之4T主動像 素500的訊號時序示意圖。4T主動像素5〇〇可執行真正的相關性雙 取樣運作,且其運作是基於對應於一重置電晶體31〇之一重置訊號 310Α對應於歹選擇電晶體3〇6之一列選擇訊號憑a、對應於一 光二極體502之-光二極體訊號5·以及對應於一傳送間⑽♦ gate)之傳送成號503八’在這裡亦可經由適當調整而使用一光閘 (photo gate)來取代光二極體5〇2。如圖所示,當取樣點5〇4的一重置 11 201110685 =1之後,由於電荷沈積運作將使得光二極體訊號纖的電壓 =增加,而在電荷沈積結束前,用以控制重置電晶體训的重 置_遍會產生脈衝變化以對取樣點5〇4進行取樣,這使得產生 的雜訊會被擷取在取樣點504内。 v在第-次的讀出運作中,可取樣出一雜訊,可表示為: 接著,傳送sfl號503A的電壓上升以啟動傳送電晶體 503且光二極體訊號5猶電壓下降(如圖所示),如此一來,可將 儲存在光一極體502内的電荷傳送至取樣點5G4。第二次讀出運作 可得到的電壓(包含訊號與雜訊)可表示為:ν<?,"2Ί+ν“這 樣來’即可根據兩次彼此相關的訊號讀出值來得到一最後輸出電 壓值:ν。丨"=ν-2-νβω丨。 藉著具有相關性雙取樣運作功能的4Τ主動像素500來建構 CMOS影像感測器,將可有效地避免輸出訊號受到雜訊干擾,然而, 由於4T主動像素5〇〇仍使用單一節點來執行訊號偵測以及訊號儲存 運作’導致了由4T主動像素500所構成的CM0S影像感測器仍無 法提供同步電子快門的功能。Step 1: Perform a reset operation. First, the reset transistor 31 is turned on (that is, as shown in FIG. 4, a reset signal 310A generates a pulse 1) to reset the node 3〇8; then the reset transistor 310 is turned off to start a deposition time length. The charge deposition operation causes ^(1)^^^+~' where the charge is centered to represent the voltage of a noise signal, and the reset signal 310A represents the voltage signal applied to the gate of the reset transistor 31〇. 201110685 Step 2: The CMOS image sensor performs a first read operation on column i to sample the signal and the noise, and thus extract a preliminary round-trip voltage V. = "And this preliminary output voltage is indicated as V!(2) in Figure 4 of Figure 4, which indicates the voltage signal obtained after the transistor 3 is selected in the conduction column (in the 4th column, the pulse 2 of the signal 306A is selected) That is, it is indicated that the gate of the column selection transistor 306 is applied to activate the transistor 3〇6). Step 3: Restart the reset transistor 31 to perform a second reset operation on the node 3〇8. That is, at this time, the reset signal 310A generates a corresponding pulse 3) and thus obtains a voltage ^(3)=v_2 + v„2, wherein the voltage %(3) represents the voltage signal obtained at this time. Step 4: Execute - the second read operation to complete each column (for example, the required operational flow of the column. At this time, 'a second reset signal level will be obtained in the second read operation' and % is taken. The voltage is expressed as V (mi2=v_2+Vn2, wherein the voltage vout2 represents the voltage signal captured after the column selection transistor 3〇6 is activated.] At this time, the column selection signal 306A has a corresponding pulse 4, that is, The column selection transistor 306 is activated. The foregoing four steps complete the flow of the read operation of a single column in a complete frame, and after completing the foregoing four steps, the output voltage of the pixel can be obtained. For: = v(10)2 =, + (vr_ _ v_) + (~_ Vn2). 201110685 Because of the %, ~ is close to zero, but the signal difference will be equal to Γ", -νϋνη, where? 姥佶r Shishan Du, θ is very miscellaneous. Since the two take # at this time, the final output voltage obtained by this non-phased double sampling operation will be vau, = Kig + 10,000. And 3T active pixel 3 (8) due to its non-correlation The double sampling operation is limited, so the active pixel lion is only by the single-section Execution signal age storage is #, sample 'read' causes the accumulated electricity generated by the pixel during the first read operation, and is destroyed in the second reset operation. See Figure 5 Figure 5 is a schematic diagram showing the structure of a conventional active pixel. Compared to the 3Τ active pixel 3〇〇 in Fig. 3, the 4Τ active pixel 5(8) shown in Fig. 5 is more-turned for signal processing and The signal is stored, and the other node 504 is used for signal sampling. However, the pixel array consisting of the active pixels of the lamp must still be read in a column wheel manner. Figure 6 and Figure 6, Figure 6 is a timing diagram of the signal of the 4T active pixel 500 shown in Figure 5. The 4T active pixel 5 can perform a true correlation double sampling operation, and its operation is based on a corresponding one One of the reset transistors 310 重置 corresponds to the 歹 select transistor 3 〇 6 column select signal by a, corresponds to a photodiode 502 - photodiode signal 5 · and corresponds to a transfer room (10) ♦ The transmission of gate 503 八 ' can also be adjusted here Instead, the photodiode is used instead of the photodiode 5〇2. As shown in the figure, when the reset point of the sampling point 5〇4 is 11 201110685 =1, the photodiode signal will be caused by the charge deposition operation. The voltage of the fiber = increase, and before the end of the charge deposition, the reset _ pass to control the reset transistor training will generate a pulse change to sample the sampling point 5 〇 4, which causes the generated noise to be captured. In the sampling point 504. v In the first reading operation, a noise can be sampled, which can be expressed as follows: Next, the voltage of the sfl number 503A is raised to start the transmitting transistor 503 and the photodiode signal 5 is still The voltage drops (as shown), so that the charge stored in the light body 502 can be transferred to the sampling point 5G4. The voltage (including signal and noise) available for the second read operation can be expressed as: ν <?,"2Ί+ν" so that you can get a final based on the two signal readings related to each other. Output voltage value: ν.丨"=ν-2-νβω丨. By constructing a CMOS image sensor with a 4-inch active pixel 500 with correlation double sampling operation function, the output signal can be effectively prevented from being interfered by noise. However, since the 4T active pixel 5〇〇 still uses a single node to perform signal detection and signal storage operation, the CMOS image sensor composed of the 4T active pixel 500 still cannot provide the function of synchronizing the electronic shutter.
請參閱第7圖,第7圖所示為具有電子同步快門功能之習知主 動像素800的結構示意圖。主動像素8〇〇的結構係揭露於由Guang Yang等人於西元1998年發表於IEEE的論文”ASnapshotCMOSPlease refer to FIG. 7. FIG. 7 is a schematic structural view of a conventional active pixel 800 having an electronic synchronous shutter function. The structure of the active pixel 8〇〇 is disclosed in the paper “ASnapshotCMOS” published by Guang Yang et al. in IEEE in 1998.
Active Pixel Imager for Low Noise, High Speed Imaging,,中,由圖可 12 110685 =主動像素_具有兩個傳送電晶體(亦即τχι以及τχ2)和一 何及取Weh零sink) 8G2以提供同步電子快門功能。如第7圖 - L主左動像素800包含有一重置電晶體31 〇、一列選擇電晶體306、 …爾麵器5(U、-第—傳送電晶體加以及一光二極體撕。 m動像素_使用同一節點806來執行訊號儲存運作與訊號取 =作,這意味著咖的電荷會立即被傳遞至一浮置擴散(fl〇麵 3 節點8〇6) ’此單一節點為儲存點也為取樣點,在電 減積運作結賴將立即隨即進行職取樣。細,主動像素_ 仍然欠缺_性雙取_舰,且絲像素_的量子效率不佳, 尤以其對於藍光的量子效率為甚。 一般來說’為了要達到前述同步電子快門的功能,主動像素需 要維持㈤d)其所感測得的訊號直至其被讀出為止;然而,通常 所而的貝料轉咖可能長達數十毫秒,但纟於電子影像感測系統 不八有機械㈣’ 使;^在這段維持日铜之巾人射光仍將不斷地導 致電荷產生’而為了解決前制題,通t會社麟素内使用一簡 易的電荷汲取器,藉由-高電壓源來及取電子(或一低電壓源以汲 取電洞)以及-開關連接於前述電壓源與—感測點之間。 此外在Merrill等人所揭露的美國專利(專利號^娜切中, 其教導朗—重1_以及—重置賴崎電荷沈始之前先行 重置”光—極體’並在喊讀取之㈣維持時間時提供電荷沒取器 的功能,然前述Merrill的發明仍無法提供蝴性雙取樣的功能。 13 201110685 如前所述,由於習知傳統架構的不足與缺失,仍須提供一種新 穎的流程與系統以使用CMOS景綠感膽程來提供數位相機優異的 相關性雙取樣功能暨同步電子快門功能。 【發明内容】 根據本發明的一實施例,其係揭露一種影像感測器(dectr〇nic image sensor),其具有包含有複數個主動像素之一像素陣列,其中 每一主動像素包含有:一光檢測器(photodetector),其係提供一威 測點以依據一入射光線的強度產生一訊號;一儲存點,用以依據該 訊號來儲存複數個光致(photo_generated)電荷;一第一可控電位能 障(controllable potential barrier)’其係位於該感測點與該儲存點之 間,一輸出點;以及一第二可控電位能障,其係位於該儲存點以及 該輸出點之間,其中該感測點、該儲存點與該輸出點彼此之間並未 重疊(overlapped )。 根據本發明之另一實施例,其係揭露一種對一影像感測器進行 相關雙取樣(correlated double sampling,CDS )的方法,該影像感測 器具有由複數個主動像素所構成之一像素陣列,每一主動像素係具 有一光檢測器(photo detector) ’該方法包含有以下步驟:累積 (integrating)複數個光致電荷;重置一訊號取樣點;於一第—讀出 運作(readout)時進行雜訊取樣;將該複數個光致電荷傳遞至該气 201110685 - 號取樣點,以及執行一第二讀出運作以藉由電荷取樣來擷取出一訊 號。 根據本發明又另-實施例,其係揭露—種對―影減測器進行 相關雙取樣(correlated double sampling,CDS)以及同步電子快門 (simultaneous electronic shutter action,(CDS))的方法,該影像感測 器具有由複數個主動像素所構成之一像素陣列,每一主動像素係具 _有一光檢測器(Photodetector)以依據入射於該像素陣列上的光的 強度來產生一訊號,該方法包含有:根據該訊號來累積複數個光致 電荷;保存該複數個光致電荷直至一讀出運作為止;開啟一電荷汲 取器(charge sink)以汲取複數個輸入的光致電荷;重置一訊號取樣 點;於一第一讀出運作時進行雜訊取樣;將該複數個光致電荷傳遞 至該訊號取樣點;以及關閉該電荷汲取器以預先重置(pre_resetting) 複數個節點。 鲁 祕本發明再另一實施例’其係揭露-種具有-影像感測器的 影像系統’該影像感測器係具有包含有複數個主動像素之一像素陣 列,其中每一主動像素包含有:一光檢測器(ph〇t〇detect〇r),其係 提供一感測點以依據一入射光線的強度產生一訊號;一儲存點,用 以依據3玄afl號來儲存複數個光致(ph〇t〇_generate(J )電荷;一第一可 控電位能障(controllable potential barrier),其係位於該感測點與該 . 儲存點之間;一輸出點;以及一第二可控電位能障,其係位於該儲 存點以及該輸出點之間,其中該感測點、該儲存點與該輸出點彼此 15 201110685 之間並未重疊(overlapped )。 根據本發明之精神,其係揭露—種像素結構,其内具有複數個 彼此各自區_節點时_以進行細貞測、訊賴存以及訊號 取樣,此外’像素内更具有一電叙㈣;且本發明之像素係可提 供CMOS影像感測器有效率的同步電子快門功能。 根據本㈣之射,其翻露—鮮素結構,本發明之像素結 ^可”主由井(spiUwdl)的結構以執行—相關性雙取樣運作;此 i得光檢測器擁有比以往ccd之像素或光閘形式之像素 更優異的置子效率。 根^本發明之精神,其係提供一種卿的像素、像素陣列以及 =了前航件架構而成的影像感·,其得以啊提供相關性雙 =功能暨同步電子快門功能。除此之外,本發明之溢井結構係使 :一先-極體來作為光檢·以提升本㈣所提供的量子效率,使 其優CCD形式編胸細_素。糾,本發明亦可 才木用標準的互補金氧半導體製程來實現。 【實施方式】 201110685 • 個電晶體以作為開關之用、一遮光罩(lightshield) 909以及—全* 乏型(ft%depleted)光二極體914。藉由設置這些電晶體,主動像 素900得以擁有彼此各自區隔的感測節點、儲存點以及輸出點,以 提供同步電子快門功能以及相關性雙取樣功能。然而請注意到,第 8圖之結構僅為範例說明之用,而不應視為本發明的限制條件,舉 例來說,本圖中的列選擇電晶體9〇4以及遮光罩909為選擇性的元 件,其可隨著不同的設計需求而加以省略。此外,為了效率上的考 φ量’在這裡係使用了全空乏型二極體而非傳統的光閘極結構。然而 請注意到,只要適當的加以調整,亦可使用一般的光閘極或光二極 體來取代本實施例的全空乏型光二極體914以提供可同時提供同步 電子快門以及相關性雙取樣功能的像素,前述之設計變化係遵循本 發明之發明精神,且屬於本發明的範疇之中。 在本實施例中,主動像素900係包含有一電荷汲取器91〇,其中 電荷汲取器910係包含有一電晶體911 (亦即TX3),其用以在一光 感測節點914A以及一電荷沒取端(eharge drain ) 915之間形成一電 位能障(potentialbaiTier),另外,主動像素9〇〇更具有一溢井(spill well) 906’其内有一電晶體912 (亦即TX2),電晶體192係用以在 感測點914A以及儲存點917之間形成一電位能障,而電晶體918(亦 即TX1)則在儲存點917以及輸出點922之間形成電位能障;而電 晶體919在這裡用作一重置電晶體,用來選擇性地將一重置電壓% 耦接至輸出點922。除此之外,電晶體9〇5用來當作一源極隨耦放 大器(source-followeramplifier)以進行訊號緩衝。如第9圖所示, 17 201110685 -續麵__.像鱗_輸出匯流排 bUS)’且列選擇電晶體叫像输_選擇運射可視作開關。 在本實施例中,賴Va的電壓值可為一固定電壓,抑或隨著不 同的设梢求,其龍值亦可在不同_作步驟時有不_電 ^比方說’複數個主動像素900可共用同一電晶體9ιι (τχ3)、 早-源極隨減905 (亦即源極隨耗電晶體)、單一 節點(供應電 壓va的節點)以及單—的電壓節點(供應電壓的節點),以進—步 地節省生產成本以及魏_。倘若制\的輕值被允許在不同 的步驟下是不_,财這設計變化中的主動像素·更可由像素 陣列中的多個主動像素900來共用單一列選擇電晶體類。然而請 注意到’前述之列選擇電晶體9〇4為選擇性的元件,其亦可在其他 的實施例巾加以省略,而這些設㈣化亦遵循本發明之精神且隸屬 於本發明的保護範缚之中。 在本實施例中,電壓Va的電壓值被設定為小於或等於一電壓值_ Vdd ’而電壓Vsink的電壓值則被較佳地設定為高於加諸於電晶體% j (亦即TX3)上的電壓。在某些實施例中,電壓Vsink的電壓值至少 要比施加在電晶體911 (TX3)上的電壓還高一個電晶體臨界電壓 (transistor threshold voltage),也就是說,既然電壓vsink被用作為一 電荷汲取器,其可為一高電壓源(如Vdd)。 在本發明的其他實施例中,主動像素900可隨著不同的設計需 18 201110685 ___體來树施;不過在第8圖的 裡俜夢由在|#期了ρ型電晶體來架構主動像素_。此外,這 裡係猎由在電晶體913上架構了 ^ ㈣⑽)來作為逆弁置_ 夕曰的不透先層(opaque 化。以= 避辑她體_電荷產生變 而不主動像素_只朗來執行相雜雙取樣功能, 電子能時,則可持續將電晶體911 (™) 維持在關閉(不導通)的狀態。 請同時參照第8圖與第9圖,第9圖為第8圖所示之主動像素 =〇不進行畔電子朗運作時的運作流穌賴。為了清楚地揭 露第9圖的步驟流餘節,在這裡將主動像素__構略圖附於 第9圖的上面以作為輔助說明之用。 。月同時參照第8圖與第9圖來看第1Q圖’第1G圖為本發明之 一實施例巾絲像素_在進行本判之步料的複數個訊號 的時序不意圖;第1G圖中包含了用以施加在重置電晶體919之間極 的一重置峨919A、用以施加在傳送電晶體(咖* transist〇r ) 9】8 之閘極的-— 虎918A、用以施加在電晶體叫之閘極的一訊號 913A、用以施加在傳送電晶體912之閘極的一重置訊號9i2A、用以 施加在列選擇電晶體9〇4之閘極的_訊號,而訊號9UA則用 以表示用以施加在傳送電晶體911上的訊號911A。 凊同時參照第8圖、第9圖以及第1G圖;如同第8圖所示,在 201110685 後續的步驟說明中,光二極體914為被-反轉電壓(pinning v〇ltage) 所完全空乏的全空乏型光二極體。在步驟su〇〇1時,施加於電晶體 191之閘極上的訊號919A的電壓升高以導通(tum〇n)重置電晶體; 在完成第-次重置運作之後,主動像素9⑻開始進行電荷沈積(步 驟 S1002)。 “在步驟S1002時,像素900產生了複數個光致(ph〇t〇 generated) 電荷。在進行電荷沈積之運作時,重置電晶體919關閉且施加在儲 存電晶體913 (亦即ST0)之閘極上的電壓訊號Vst〇會拉高。在本 v驟中使用了-電位井(_獅讀)以儲存由全空乏型光二極 體州所產生的電荷。由第9圖可知,雖然在重置運作後,有一些 =訊nl殘存在輸出節點922,但經由傳送電晶體9ΐ8(τχι)此時所構 成之位於輸出節點922以及儲在浐外 像+ M ^ i $存郎點917之間電位能障,將可確保 像素_的第-切出運作將不受到雜訊η〗所影響。 如第9圖所示,在步驟^ 號維持運作。在本步驟積已然完成而進行訊 922 ^£ 〇 919 , ⑽關閉並進行第-次料在步驟遍4時,重置電晶體 產生的取樣_2蝴可知,在步_〇3中所 雜訊n2儲存到後端的讀^ 922,在第—塌運作時即把 運作之用。 ③(未顯示於圖中)以供相關性雙取樣 201110685 在第9圖所示之步驟sl〇〇5中,係進行電荷傳遞以及第二次讀 出運作’此時儲存電晶體913關閉以把所儲存的電荷由儲存節點⑴7 傳送到輸出節點922,而此時輸出節點922中的電荷包含有感測出 的訊號以及雜訊!!2。在進行電荷傳遞以及取樣之後,即進行第二次 的項出運作。藉由兩次讀出運作中取得的取樣資料,即可順利地將 感測訊號取出而不受雜訊的影響。 φ 在本實施例中,傳送電晶體918(TX1)的閘極電壓係維持一定電 壓值V】’而傳送電晶體912 (TX2)的閘極電壓則維持在另一定電 壓值V2,以進一步地降低切換雜訊(switching n〇ise)。然而請注意 到,在本發明的其他實施例中(如第η圖所示的第二實施例月 加在傳送電晶體912(TX2)上的電壓在步驟sl2〇3時將稍微下降以確 保其在感測節點914A以及儲存點917之間形成有效的電位能障。前 述這些相關設計變化皆遵循本發明之發明精神且同樣隸屬於本發明 的保護範嘴之中。 在前述的第-實施例中,說明了像素9〇〇進行不具有同步電子 快門功能時的相關性相取樣運作,換言之,既然是非同步電子快門 運作,故前述揭露的操作流程係為-列輪式(__rcmng)的運作。 請-併參照第8圖與第η圖,帛u圖所示為本發明之另一實 施例中使用主動像素900以同時進行相關性雙取樣運作暨同步電子 快門運作之步驟流程示意圖。同樣地,為了清楚說明主動像辛· 201110685 的操作細節,在第u _上相有主動像素9⑻的觸以供對照之 用。請亦參照第12圖’第12圖所示為苐„圖所示之實施例中複數 個訊號的時序示意圖;在第12圖中包含了用以施加在重置電晶體 9191之閘極的重置訊號919A、施加在傳送電晶體9叫τχι)之開極 的訊號918Α、施加在儲存電晶體913之閘極的訊號9以、對應於 傳送電晶體912(ΤΧ2)的訊號912Α、對應於列選擇電晶體9〇4之閘極 的訊號904Α以及一電壓訊號va。 在第二實施例中,步驟 S1201、S1202、S1204、S1205 與 S1206 # 分別與第一實施例中的步驟S1001、S10O2、S1003、S1004與 S1005相同,因此關於這些步驟的詳細操作細節可參見前述有關於 第9圖的說明。 概略而言,在步驟S1201時,重置電晶體919開啟以進行第一 次重置運作,並在進行步驟S1202之前即切換至關閉狀態。在步驟 S1202時’儲存電晶體913開啟,且本實施例的光二極體914係為 # 全空乏型光二極體,因此在電荷沈積運作時所產生的電荷可順利地 保存在儲存節點913之中。在本發明之一較佳實施例中,於電荷沈 積運作結束時’可將施加在傳送電晶體912 (TX2)的訊號912A之 電壓略微提升以進而強化處於感測節點914A以及儲存節點917之間 的電位能障。由於本實施例中主動像素9〇〇係同時提供相關性雙取 樣功能以及同步電子快門之功能,因此在訊號維持(datah〇kling) 的運作時,係可將對應於傳送電晶體911(TX3)的訊號911A拉低以 22 201110685 « • 排出此時感測節點91仏產生的多餘電荷。也就是說,因為在步驟 S1203時對應於第二傳送電晶體912的訊號912A拉高了,又由於傳 送電晶體911(TX3)被開啟了,這使得此時光二極體914被一電壓 Vsink所箝制,以確保所有額外產生的多餘光致電荷都將被電壓 所汲取,而在前面電荷沈積運作中因曝光而產生的光致電荷則被保 存在儲存電晶體阳之中。在這裡,電晶體912所構成的電位能障 以及遮光罩909可確保所儲存的資料不會受到外在的干擾。至於由 籲傳运電曰曰體911(TX3)以及電壓'趾所構成的電荷汲取器(ch哪 sink) ’剛述的這些架制確保了在像素陣财所有主動像素可同時 地結束荷沈積運作,並將其資料有效地保存直至進行訊號讀出 為止’換言之’本發明之像素因此可提供優異的同步電子快門功能。 v驟S12G4中’重置電晶體919再-次地被開啟以進行第: 次重置。在步驟S1205中,於重置電晶體919重新關閉之後,外 擇電晶體904隨即被開啟以進行第—次讀出運作。在步驟⑽㈣ 傳运電晶體918開啟且儲存電晶體913 _,以將電荷由儲存節澤 9Π傳送到輸出節點922 ’·在電荷傳送運作結束後,傳送電晶體% 關閉且列選擇電晶體9〇4開啟,以進行第二次讀出運作。 睛注意’在本實施例令,像素陣列中的主動像素9〇〇仍以列輪式备 方式讀取(麵_〜81鳥,騎則觸3〜s聽也朴 列接著一列循序進行。 在前述的步黯程朗了像素_巾單—列斜的運作。在對 23 201110685 應到一整個圖框的讀出運作完成之後(亦即像素陣列中每一列的讀 出運作皆完成之後),傳送電晶體911 (TX3)即關閉而重置電晶體 919則重新開啟,以為後續圖框的訊號感測做準備。由於在這裡光 二極體914為全空乏型光二極體,這更進一步地確保了所感測到的 所有光致電荷可全數轉移到儲存節點917,而不會有殘存在光二極 體914中。 請注意到’本發明並不限於前述之實施方式,亦可隨著後續的 科技進步而加以修正,而這些設計變化亦隸屬於本發明的範疇之 鲁 中。比方說,由傳送電晶體918 (TX1)、傳送電晶體(τχ2)與傳 送電晶體(ΤΧ3)所提供的電位能障亦可有不同的操作方式,而此 實作上的變化將於第13圖中說明之。 第13圖所示為本發明之又另一實施例中使社動像素9〇〇以同 時進行相關性雙取樣運作暨同步電子快門運作之步驟流程示意圖。 在本實施例中,步驟S1401〜S1407係分別與第11圖之步驟 _ S1201〜S1207相同。請參閱第13圖’步驟sl4〇1的運作係類似於第 11圖的步驟S1201。 ' 在步驟S14G2巾’傳送電晶體918(τχι)_極係被偏壓在一電 壓’其電壓值係低於第丨丨圖中的電壓Vn—w (如第13圖以及 第11圖所示)。在本實施例中,較低的電壓Vi3jxi可將傳送電晶體 918 (TX1)完全關,且使施加在傳送電日日日體918 (τχι)之間極 24 201110685 .的電壓維持在,直到步驟S1206被執行為止,其中步驟sl4〇6 亦近似於步驟S1206的運作,故在此便不再資述。 次至於施加在傳送電晶體912 (τχ2)上的訊號9i2A,在_進 =料,轉的步驟S14G3(其運作類似於上述的步驟S12Q3)時,傳送 電晶體912 (TX2)的閘極被偏壓在一電壓% μ,其電壓值低於第 11圖中的電壓(如第η圖與第13圖所示)。施加在傳送電晶 鲁體912 (ΤΧ2)之閘極的訊號9以則維持在電壓%⑽,直到步驟 sl4〇6完成為止。 一 根據本發明之精神,其係揭露一種創新的主動像素,其具有複 數個彼此區隔的節點以分別用來進行訊號偵測、訊號儲存以及訊號 輸出之用,此外’本發明之主動像素亦具有電荷沒取器,且本發明 可使用互補金氧半製程來提供具有同步電子快門之功能的主動像 素0 〜根據本發明之精神,係藉由,,溢井,,結構來施行相關性雙取樣功 能,此外’相較於傳統的電荷搞合裝置(CCD)技術以及光間極形 式的像素,本發_光檢_亦具有更佳的量子效率。 " 处根據本發明之精神,其係提供了—種可同時執行相關性雙取樣 力月b和同步電子快門功能之鑛社動像素以及使时述主動像素 構成之像料。本發_溢井結構制了 H體來作為光檢剛 25 201110685 a以藉此達到比以往使用電荷福合裝置之技術與以往光間極形式 象素更優"的里子效率。除此之外,在本發明之一較佳實施例中, 本毛明之光一極體係為一全空乏型㈤~ d印^⑷光二極體。再者, 本發明之結構與互補金氧半導體製程完全相容。 以上所述僅為本發明之難實施例,凡依本發明申請專利範圍 所做之均等變化與修部,皆應屬本發明之涵蓋範圍。Active Pixel Imager for Low Noise, High Speed Imaging,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, Shutter function. As shown in FIG. 7 - L main left-moving pixel 800 includes a reset transistor 31 一, a column of selection transistors 306, ... 5 (U, - the first transfer transistor plus and a photodiode tear). Pixel_ uses the same node 806 to perform signal storage operation and signal fetching, which means that the charge of the coffee is immediately transferred to a floating diffusion (f〇3 nodes 8〇6) 'This single node is also a storage point. For the sampling point, the operation of the electrical deduction will immediately be sampled immediately. Fine, active pixels _ still lacking _ sex double _ ship, and the quantum efficiency of the wire pixel _, especially its quantum efficiency for blue light In general, 'in order to achieve the aforementioned function of the synchronous electronic shutter, the active pixel needs to maintain (5) d) the signal it senses until it is read; however, the usual number of beakers may be up to several Ten milliseconds, but in the electronic image sensing system, there is no mechanical (four) 'make; ^ in this period of maintenance of the copper towel, the human light will continue to lead to the generation of charge' and in order to solve the pre-production problem, Use a simple charge picker inside, The high voltage source is used to take electrons (or a low voltage source to draw holes) and the switch is connected between the aforementioned voltage source and the sensing point. In addition, in the US patent disclosed by Merrill et al. (Patent No. Na Nae, it teaches Lang-Heavy 1_ and - resets the Laisaki charge before resetting the "light-pole" and is shouting (4) While maintaining the time to provide the function of the charge eliminator, Merrill's invention still does not provide the ability to perform double sampling. 13 201110685 As mentioned earlier, due to the deficiencies and shortcomings of the traditional architecture, a novel process must be provided. The system uses the CMOS bokeh green bristles to provide a digital camera with excellent correlation double sampling function and synchronous electronic shutter function. SUMMARY OF THE INVENTION According to an embodiment of the invention, an image sensor is disclosed (dectr〇) Nic image sensor), which has one pixel array including a plurality of active pixels, wherein each active pixel includes: a photodetector, which provides a measurement point to generate a light according to the intensity of an incident light. a storage point for storing a plurality of photo-generated charges according to the signal; a first controllable potential barri Er) ' is located between the sensing point and the storage point, an output point; and a second controllable potential energy barrier is located between the storage point and the output point, wherein the sensing point, The storage point and the output point are not overlapped with each other. According to another embodiment of the present invention, a method for correlated double sampling (CDS) of an image sensor is disclosed. The image sensor has a pixel array composed of a plurality of active pixels, each active pixel having a photo detector. The method comprises the steps of: integrating a plurality of photoinduced charges; Resetting a signal sampling point; performing noise sampling during a read-read operation; transmitting the plurality of photo-induced charges to the gas sampling point 201110685 - and performing a second reading operation to borrow A signal is extracted by charge sampling. According to still another embodiment of the present invention, a correlation double sampling (CDS) and a synchronous electron are performed. A method of a simulated electronic shutter action (CDS), the image sensor having a pixel array formed by a plurality of active pixels, each active pixel device having a photodetector to be incident on The intensity of the light on the pixel array generates a signal, the method comprising: accumulating a plurality of photoinduced charges according to the signal; storing the plurality of photoinduced charges until a read operation; turning on a charge extractor (charge Sink) to capture a plurality of input photo charges; reset a signal sampling point; perform noise sampling during a first read operation; pass the plurality of photoinduced charges to the signal sampling point; and turn off the charge The picker pre-resets (pre_resetting) a plurality of nodes. A further embodiment of the present invention is disclosed in the accompanying drawings - an image system having an image sensor having an array of pixels including a plurality of active pixels, wherein each active pixel includes a light detector (ph〇t〇detect〇r), which provides a sensing point to generate a signal according to the intensity of an incident light; a storage point for storing a plurality of light based on the 3 Xuan afl number (ph〇t〇_generate(J) charge; a first controllable potential barrier between the sensing point and the storage point; an output point; and a second a potential-controlled energy barrier, located between the storage point and the output point, wherein the sensing point, the storage point and the output point are not overlapped between each other 15 201110685. According to the spirit of the present invention, A pixel structure is disclosed in which a plurality of pixels are arranged in each other to perform fine measurement, signal storage, and signal sampling, and in addition, there is a further description in the pixel (four); and the pixel system of the present invention can be CMOS image sensor Efficient synchronous electronic shutter function. According to the (4) shot, its flip-fresh structure, the pixel node of the present invention can be operated by a spiUwdl structure to perform a correlation-relevant sampling operation; It has better pixel efficiency than the pixels of the previous ccd pixel or the shutter form. The spirit of the present invention provides a pixel, a pixel array, and an image sense of the front navigation structure. It is possible to provide a correlation double = function and synchronous electronic shutter function. In addition, the overflow structure of the present invention is such that: a first-pole body is used as a photodetection to enhance the quantum efficiency provided by the fourth (four), so that The invention is also capable of being implemented by a standard complementary MOS process. [Embodiment] 201110685 • A transistor is used as a switch, a shisha (lightshield) 909 and a full-deficient (ft% depleted) photodiode 914. By providing these transistors, the active pixel 900 can have sensing nodes, storage points, and output points that are separated from each other to provide synchronous power. Shutter function and correlation double sampling function. However, please note that the structure of Figure 8 is for illustrative purposes only and should not be considered as a limitation of the present invention. For example, the column selection transistor 9 in the figure 〇4 and hood 909 are optional components that can be omitted with different design requirements. In addition, for the efficiency φ quantity, here a full depletion diode is used instead of conventional light. Gate structure. However, please note that as long as the adjustment is properly adjusted, a general optical gate or photodiode can be used instead of the full-vacancy photodiode 914 of the present embodiment to provide a synchronous electronic shutter and related The pixels of the double sampling function, the aforementioned design changes are in accordance with the inventive spirit of the present invention and fall within the scope of the present invention. In the present embodiment, the active pixel 900 includes a charge extractor 91, wherein the charge extractor 910 includes a transistor 911 (ie, TX3) for use in a light sensing node 914A and a charge. A potential barrier (potentialbaiTier) is formed between the eharge drains 915. In addition, the active pixel 9 is further provided with a spill well 906' having a transistor 912 (ie, TX2) therein, and a transistor 192. The system is used to form a potential energy barrier between the sensing point 914A and the storage point 917, and the transistor 918 (ie, TX1) forms a potential energy barrier between the storage point 917 and the output point 922; and the transistor 919 is Used herein as a reset transistor for selectively coupling a reset voltage % to output point 922. In addition, transistor 9〇5 is used as a source-follower amplifier for signal buffering. As shown in Fig. 9, 17 201110685 - continuation __. like scale _ output bus bUS) ' and column selection transistor called image transmission _ selection of motion can be seen as a switch. In this embodiment, the voltage value of the Va can be a fixed voltage, or the value of the dragon can be different, and the dragon value can also be different. It can share the same transistor 9 ιι (τχ3), early-source 905 (that is, the source with the consumer), a single node (the node supplying the voltage va), and a single-voltage node (the node supplying the voltage). In order to save production costs and Wei _. If the light value of the system is allowed to be different under different steps, the active pixels in the design change can be shared by a plurality of active pixels 900 in the pixel array to share a single column selection transistor class. However, please note that the above-mentioned selection of the transistor 9〇4 is an optional component, which may also be omitted in other embodiments, and these devices are also in accordance with the spirit of the present invention and are protected by the present invention. In the bounds. In this embodiment, the voltage value of the voltage Va is set to be less than or equal to a voltage value _ Vdd ' and the voltage value of the voltage Vsink is preferably set higher than the voltage % j (ie, TX3). The voltage on it. In some embodiments, the voltage value of the voltage Vsink is at least one transistor threshold voltage higher than the voltage applied to the transistor 911 (TX3), that is, since the voltage vsink is used as a A charge picker, which can be a high voltage source (such as Vdd). In other embodiments of the present invention, the active pixel 900 may be applied in accordance with different designs; however, in the eighth figure, the dream is constructed by the ##-type transistor in the ## period. Pixel_. In addition, the hunting here consists of ^ (4) (10) on the transistor 913 as the anti-small layer of the 弁 曰 ( ( ( ( ( 以 以 以 以 以 以 以 以 以 以 以 以 以 以 以 以 以 以 以 以 以 以 以 以 以 以 以 以 以 以 电荷 以 电荷 电荷To perform the doubly double sampling function, the electron 911 (TM) can be kept in the off state (non-conducting state) when the electron energy is used. Please refer to Fig. 8 and Fig. 9 at the same time, and Fig. 9 is the eighth figure. The active pixel shown = 运作 does not perform the operation of the electronic lang operation. In order to clearly expose the step flow of the ninth figure, the active pixel __ structure is attached here to the top of the figure 9 As an auxiliary explanation, the month is also referred to FIG. 8 and FIG. 9 to see the first Q diagram. FIG. 1G is an embodiment of the present invention, and the timing of the plurality of signals in the judgment step is performed. Not intended; FIG. 1G includes a reset 峨 919A for application between the reset transistors 919 for application to the gate of the transfer transistor 9 8 — Tiger 918A, a signal 913A for application to the gate of the transistor for application to the transmitting transistor 912 A reset signal 9i2A of the gate, a signal for applying to the gate of the column selection transistor 9〇4, and a signal 9UA for indicating the signal 911A for application to the transmission transistor 911. Fig. 8, Fig. 9, and Fig. 1G; as shown in Fig. 8, in the subsequent step description of 201110685, the photodiode 914 is fully depleted by the pinning v〇ltage. The photodiode. At the step su〇〇1, the voltage applied to the gate of the transistor 191 is raised to turn on the transistor; after the first reset operation, the active The pixel 9 (8) starts charge deposition (step S1002). "At step S1002, the pixel 900 generates a plurality of photo-induced charges. During the operation of the charge deposition, the reset transistor 919 is turned off and applied. The voltage signal Vst〇 on the gate of the storage transistor 913 (i.e., ST0) is pulled high. In this step, a potential well (_lion read) is used to store the state produced by the full-empty photodiode state. Charge. As can be seen from Figure 9, although after resetting There are some = nl remaining in the output node 922, but via the transmission transistor 9 ΐ 8 (τ χ ι) at this time is located at the output node 922 and stored in the external image + M ^ i $ Cang point 917 potential barrier, It will ensure that the first-cut operation of the pixel_ will not be affected by the noise η. As shown in Figure 9, the operation continues in step 2. In this step, the product has been completed and the message is 922 ^ £ 〇 919. (10) Closing and performing the first-time material, when the step 4 is repeated, resetting the sampling generated by the transistor _2, it can be seen that the noise n2 stored in the step _〇3 is stored in the back-end reading 922, during the first collapse operation That is to use the operation. 3 (not shown in the figure) for correlation double sampling 201110685 In step s1 所示 5 shown in Fig. 9, the charge transfer and the second read operation are performed 'At this time, the storage transistor 913 is turned off to put The stored charge is transferred from the storage node (1) 7 to the output node 922, while the charge in the output node 922 contains the sensed signal and the noise!! After the charge transfer and sampling, the second item is operated. By taking the sampling data obtained during the two reading operations, the sensing signal can be smoothly taken out without being affected by noise. φ In the present embodiment, the gate voltage of the transfer transistor 918 (TX1) is maintained at a certain voltage value V]' and the gate voltage of the transfer transistor 912 (TX2) is maintained at another constant voltage value V2 to further Reduce switching noise (switching n〇ise). However, it should be noted that in other embodiments of the present invention (the voltage applied to the transmitting transistor 912 (TX2) in the second embodiment as shown in the figure n will be slightly lowered at step s12 〇 3 to secure it. An effective potential energy barrier is formed between the sensing node 914A and the storage point 917. All of the above related design changes are in accordance with the inventive spirit of the present invention and are also within the protection of the present invention. In the figure, the correlation phase sampling operation when the pixel 9 不 does not have the synchronous electronic shutter function is explained. In other words, since the asynchronous electronic shutter operates, the operation flow disclosed above is the operation of the column wheel type (__rcmng). Please refer to FIG. 8 and FIG. η, which are schematic diagrams showing the steps of using the active pixel 900 to perform correlation double sampling operation and synchronous electronic shutter operation in another embodiment of the present invention. In order to clearly explain the details of the operation of the active image like Xin·201110685, the active pixel 9(8) is touched for comparison in the u__. Please refer to Fig. 12, which is shown in Fig. 12. A timing diagram of a plurality of signals in the embodiment shown in the figure; in FIG. 12, a reset signal 919A for applying to the gate of the reset transistor 9191 is included, and the application of the transfer transistor 9 is called τχι). The signal 918 of the pole, the signal 9 applied to the gate of the storage transistor 913, the signal 912 对应 corresponding to the transmitting transistor 912 (ΤΧ2), the signal 904 对应 corresponding to the gate of the column selection transistor 9〇4, and a voltage In the second embodiment, steps S1201, S1202, S1204, S1205, and S1206 # are the same as steps S1001, S10O2, S1003, S1004, and S1005 in the first embodiment, respectively, so detailed operation details regarding these steps may be Referring to the foregoing description of Fig. 9. In summary, at step S1201, the reset transistor 919 is turned on to perform the first reset operation, and is switched to the off state before proceeding to step S1202. At step S1202 The storage transistor 913 is turned on, and the photodiode 914 of the present embodiment is a #full depletion photodiode, so that the charge generated during the charge deposition operation can be smoothly stored in the storage node 913. In a preferred embodiment of the present invention, the voltage applied to the signal 912A of the transmitting transistor 912 (TX2) can be slightly boosted at the end of the charge deposition operation to enhance the sensing node 914A and the storage node 917. In the present embodiment, the active pixel 9 system simultaneously provides the correlation double sampling function and the function of the synchronous electronic shutter, so when the signal is maintained (datah〇kling) operation, it can correspond to the transmission. The signal 911A of the transistor 911 (TX3) is pulled low to 22 201110685 « • The excess charge generated by the sensing node 91 at this time is discharged. That is, since the signal 912A corresponding to the second transfer transistor 912 is pulled up at step S1203, and since the transfer transistor 911 (TX3) is turned on, this causes the photodiode 914 to be subjected to a voltage Vsink. Clamping to ensure that all additional excess photoinduced charge will be drawn by the voltage, while the photoinduced charge generated by the exposure in the previous charge deposition operation is stored in the storage transistor. Here, the potential barrier formed by the transistor 912 and the hood 909 ensure that the stored data is not subject to external interference. As for the charge picker (ch which sink) composed of the power transmission body 911 (TX3) and the voltage 'toe', these frames ensure that all active pixels in the pixel array can simultaneously end the charge deposition. Operate and save its data effectively until the signal is read out. In other words, the pixel of the present invention thus provides an excellent synchronous electronic shutter function. v The reset transistor 919 in step S12G4 is turned on again and again for the first reset. In step S1205, after the reset transistor 919 is turned off again, the external transistor 904 is turned on to perform the first read operation. In step (10) (iv), the transfer transistor 918 is turned on and the transistor 913_ is stored to transfer the charge from the memory node 9Π to the output node 922'. After the charge transfer operation is completed, the transfer transistor % is turned off and the column selection transistor is turned on. 4 is turned on for the second read operation. Note that in the present embodiment, the active pixels 9 in the pixel array are still read in the column wheel mode (face_~81 birds, riding is touched 3~s, and the column is followed by a column.) The foregoing steps are performed in the pixel_sheet-column oblique operation. After the reading operation of 23 201110685 is completed to an entire frame (that is, after the reading operation of each column in the pixel array is completed), The transfer transistor 911 (TX3) is turned off and the reset transistor 919 is turned back on to prepare for the signal sensing of the subsequent frame. Since the photodiode 914 is here a full-empty photodiode, this further ensures All of the photoinduced charges that are sensed can be transferred to the storage node 917 without being trapped in the photodiode 914. Please note that the present invention is not limited to the foregoing embodiments, and may be followed by subsequent technologies. Improvements are made and these design changes are also within the scope of the invention. For example, the potential energy provided by the transfer transistor 918 (TX1), the transfer transistor (τχ2), and the transfer transistor (ΤΧ3) Can also have obstacles The same operation mode, and the change of this implementation will be explained in Fig. 13. Fig. 13 shows another embodiment of the present invention in which the social pixel 9 is simultaneously subjected to correlation double sampling. In the embodiment, the steps S1401 to S1407 are the same as the steps _ S1201 to S1207 of the 11th figure respectively. Please refer to Fig. 13 'The operation of the step sl4〇1 is similar to Step S1201 of Fig. 11. 'In step S14G2, the transmission transistor 918 (τχι)_ pole is biased at a voltage 'the voltage value is lower than the voltage Vn-w in the second diagram (eg, 13th) FIG. 11 and FIG. 11. In the present embodiment, the lower voltage Vi3jxi can completely turn off the transmitting transistor 918 (TX1) and apply it to the pole 24 of the transmitting electric day and day 918 (τχι). The voltage of 201110685 is maintained until step S1206 is executed, wherein step sl4〇6 also approximates the operation of step S1206, so it is not described here. The signal applied to the transmitting transistor 912 (τχ2) is used. 9i2A, in the _ input = material, turn the step S14G3 (its operation is similar In the step S12Q3), the gate of the transfer transistor 912 (TX2) is biased at a voltage % μ, and its voltage value is lower than the voltage in FIG. 11 (as shown in FIG. 11 and FIG. 13). The signal 9 applied to the gate of the transmitting transistor 912 (ΤΧ2) is maintained at voltage %(10) until step s14. 6 is completed. According to the spirit of the present invention, an innovative active pixel is disclosed. A plurality of nodes separated from each other are used for signal detection, signal storage, and signal output, respectively. Further, the active pixel of the present invention also has a charge extractor, and the present invention can use a complementary gold-oxygen half process. Providing an active pixel 0 having a function of synchronizing an electronic shutter - according to the spirit of the present invention, a correlation double sampling function is performed by means of an overflow, and a structure, in addition to a conventional charge-engaging device (CCD) The technology and the inter-optical form of the pixel, the _photodetection _ also has better quantum efficiency. " In accordance with the spirit of the present invention, there is provided a mine moving pixel that can simultaneously perform correlation double sampling force b and a synchronous electronic shutter function, and an image formed by the active pixel described later. In the present invention, the H-body is manufactured as a photodetector 25 201110685 a in order to achieve a better lining efficiency than the conventional technique of using a charge-for-good device and the conventional inter-optical form pixel. In addition, in a preferred embodiment of the present invention, the light-polar system of the present invention is a full-empty (5)-d-printed (4) photodiode. Furthermore, the structure of the present invention is fully compatible with the complementary MOS process. The above description is only a difficult embodiment of the present invention, and all the equivalent changes and repairs made by the scope of the present invention should be within the scope of the present invention.
【圖式簡單說明】 第1圖為習知絲像素的結構示意圖。 第2圖為習知影像感測器的示意圖。 第3圖為習知3T主動像素的結構示意圖。 第4圖為具有N列之第3圖所示之订主動像素之[Simple Description of the Drawing] Fig. 1 is a schematic view showing the structure of a conventional pixel. Figure 2 is a schematic diagram of a conventional image sensor. Figure 3 is a schematic diagram of the structure of a conventional 3T active pixel. Figure 4 is the active active pixel shown in Figure 3 with N columns.
影像感測n的時序峨示意圖。 WCM0S 第5圖為習知4T主動像素的結構示意圖。 第6圖為第5圖所示之4T主動像素的訊號時序示意圖。 2 步快門功能之習知主動像素的結構示意圖。 第8圖為根據本發明之—實施例之—的像素的結構示意圖 第9圖為使用第8 _示之主動像素在科行同 的運作流程示意圖。 子决Η運作時 第10圖為本發明之—實施例中主動像素在進行本 時的複數個訊號的時序示意圖。 之知作步驟 26 201110685 .第11 _本㈣之另—實酬情社動像 樣運作暨同步電子朗運作的齡驟流程轉=仃相闕性雙取 第I2圖為第11圖所示之實施例中複數個訊號的時序示意圖。 第13圖為本發明之又另一實施例中使用主動像素以同時進行相關 f生雙取樣運作暨同步電子快門運作的步職程示意圖。 【主要元件符號說明】 100、800、900主動像素 101 感測節點 102 、 104 閘道 103 儲存點 105 取樣點 106 放大器 200 影像感測器 210 像素陣列 214 列 215 像素 216 行 220 行處理器 300 3T主動像素 306、904 列選擇電晶體. 309、905、911 、912 、 913 、 918 27 201110685 310 重置電晶體 308、504、806 節點 500 4T主動像素 501 源極隨柄器 502 光二極體 503 傳送電晶體 802 、 910 電何汲取為 906 溢井 909 遮光罩 914 全空乏型光二極體 914A 光感測節點 915 電荷汲取端 917 儲存節點 922 輸出節點A schematic diagram of the timing of the image sensing n. WCM0S Figure 5 is a schematic diagram of the structure of a conventional 4T active pixel. Figure 6 is a timing diagram of the signal of the 4T active pixel shown in Figure 5. A schematic diagram of the structure of the active active pixel of the 2-step shutter function. Fig. 8 is a view showing the structure of a pixel according to an embodiment of the present invention. Fig. 9 is a view showing the operation flow of the active pixel in the eighth embodiment. When the sub-decision is in operation, FIG. 10 is a timing diagram of the plurality of signals in which the active pixels are in the present embodiment in the embodiment of the present invention. Steps for knowing 26 201110685. The 11th _ Ben (4) is another - the actual performance of the social dynamics of the operation and the synchronization of the electronic lang operation of the process of the first step of the 仃 阙 双 第 第 第 第 第 第 第 第 第 第 第 第 第 第 第 第 第 第A timing diagram of a plurality of signals. Fig. 13 is a schematic diagram showing the steps of using the active pixels to simultaneously perform the related f-sampling operation and the synchronous electronic shutter operation in still another embodiment of the present invention. [Main component symbol description] 100, 800, 900 active pixels 101 sensing node 102, 104 gateway 103 storage point 105 sampling point 106 amplifier 200 image sensor 210 pixel array 214 column 215 pixel 216 line 220 line processor 300 3T Active pixels 306, 904 column select transistor. 309, 905, 911, 912, 913, 918 27 201110685 310 reset transistor 308, 504, 806 node 500 4T active pixel 501 source with handle 502 light diode 503 transfer Transistor 802, 910 electrical extraction 906 overflow 909 hood 914 full-empty optical diode 914A light sensing node 915 charge extraction end 917 storage node 922 output node
2828
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW98131036A TWI405461B (en) | 2009-09-15 | 2009-09-15 | Electronic image sensor,method for correlated double sampling in electronic image sensor, method for correlated double sampling, snapshop and simultaneous electronic shutter action in electronic image sensor, and imaging system with electronic image sens |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW98131036A TWI405461B (en) | 2009-09-15 | 2009-09-15 | Electronic image sensor,method for correlated double sampling in electronic image sensor, method for correlated double sampling, snapshop and simultaneous electronic shutter action in electronic image sensor, and imaging system with electronic image sens |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201110685A true TW201110685A (en) | 2011-03-16 |
TWI405461B TWI405461B (en) | 2013-08-11 |
Family
ID=44836352
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW98131036A TWI405461B (en) | 2009-09-15 | 2009-09-15 | Electronic image sensor,method for correlated double sampling in electronic image sensor, method for correlated double sampling, snapshop and simultaneous electronic shutter action in electronic image sensor, and imaging system with electronic image sens |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI405461B (en) |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5471515A (en) * | 1994-01-28 | 1995-11-28 | California Institute Of Technology | Active pixel sensor with intra-pixel charge transfer |
US6606122B1 (en) * | 1997-09-29 | 2003-08-12 | California Institute Of Technology | Single chip camera active pixel sensor |
US7786543B2 (en) * | 2002-08-27 | 2010-08-31 | E-Phocus | CDS capable sensor with photon sensing layer on active pixel circuit |
JP4403687B2 (en) * | 2002-09-18 | 2010-01-27 | ソニー株式会社 | Solid-state imaging device and drive control method thereof |
US7626626B2 (en) * | 2006-01-13 | 2009-12-01 | Micron Technology, Inc. | Method and apparatus providing pixel storage gate charge sensing for electronic stabilization in imagers |
KR100853195B1 (en) * | 2007-04-10 | 2008-08-21 | 삼성전자주식회사 | Image sensor |
-
2009
- 2009-09-15 TW TW98131036A patent/TWI405461B/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
TWI405461B (en) | 2013-08-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6672384B2 (en) | Charge transfer in image sensors | |
JP6688165B2 (en) | Imaging device and imaging system | |
US7952635B2 (en) | Low noise readout apparatus and method with snapshot shutter and correlated double sampling | |
CN105655363B (en) | Image sensor pixels with multiple storage nodes | |
EP2109306B1 (en) | Pixel array with global shutter | |
CN106454157B (en) | Imaging sensor with mixed type heterojunction structure | |
CN107786821A (en) | Pixel circuit and method of operation thereof | |
JP5190074B2 (en) | Dynamic range expansion using variable sensitivity pixels | |
CN107710415B (en) | Interline charge coupled device | |
TWI531241B (en) | Image sensor pixel cell readout architecture | |
TW201644263A (en) | Exposure control for image sensors | |
JP6022280B2 (en) | Multi-gain charge sensing in image sensors | |
CN112004037B (en) | Image sensor pixel structure | |
KR101560086B1 (en) | Layers for increasing performance in image sensors | |
TW200920118A (en) | Solid state imaging element and its drive method | |
WO2010124289A1 (en) | In-pixel correlated double sampling pixel | |
CN101536485A (en) | Multi image storage on sensor | |
TW201002058A (en) | Solid-state imaging device | |
TW200922284A (en) | Image sensor pixel with gain control | |
TW201644266A (en) | Ramp generator for low noise image sensor | |
CN102547159A (en) | Wide-dynamic range image sensor and control method thereof | |
CN111684791A (en) | Pixel structures, image sensor devices and systems having pixel structures, and methods of operating the pixel structures | |
Takase et al. | First demonstration of 0.9 μm pixel global shutter operation by novel charge control in organic photoconductive film | |
CN106454156B (en) | Image sensor and method of operation | |
CN109075180B (en) | Ultra-high dynamic range dual photodiode pixel architecture |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |