[go: up one dir, main page]

TW200515514A - Method of fabricating under bump metallurgy structure and semiconductor wafer with solder bumps - Google Patents

Method of fabricating under bump metallurgy structure and semiconductor wafer with solder bumps

Info

Publication number
TW200515514A
TW200515514A TW092129231A TW92129231A TW200515514A TW 200515514 A TW200515514 A TW 200515514A TW 092129231 A TW092129231 A TW 092129231A TW 92129231 A TW92129231 A TW 92129231A TW 200515514 A TW200515514 A TW 200515514A
Authority
TW
Taiwan
Prior art keywords
layer
solder bumps
under bump
bump metallurgy
barrier layer
Prior art date
Application number
TW092129231A
Other languages
Chinese (zh)
Other versions
TWI241658B (en
Inventor
Chao-Dung Suo
Kuei-Hsiao Kuo
Yu-Hung Huang
Original Assignee
Siliconware Precision Industries Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siliconware Precision Industries Co Ltd filed Critical Siliconware Precision Industries Co Ltd
Priority to TW092129231A priority Critical patent/TWI241658B/en
Publication of TW200515514A publication Critical patent/TW200515514A/en
Application granted granted Critical
Publication of TWI241658B publication Critical patent/TWI241658B/en

Links

Landscapes

  • Wire Bonding (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

A method for fabricating Under Bump Metallurgy (UBM) and a semiconductor wafer with a plurality of solder bumps are proposed. The method includes preparing a wafer having a plurality of electrically connecting pads formed thereon; depositing an adhesive metal layer, such as aluminum layer, on each electrically connecting pad to provide metal layers coating; and stacking at least one barrier layer (e.g. Nickel layer) and at least one solder wettable layer (e.g. Copper layer) onto the adhesive metal layer, cooperating with the adhesive metal layer to form an under bump metallurgy structure for solder bumps bonding. The barrier layer and the solder wettable layer are stacked alternatively so as to increase the buffer capacity of the barrier layer to avoid bad bump soldering due to the consumption of barrier layer and to reduce stress of the UBM structure to prevent warpage of wafer.
TW092129231A 2003-10-22 2003-10-22 Method of fabricating under bump metallurgy structure and semiconductor wafer with solder bumps TWI241658B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW092129231A TWI241658B (en) 2003-10-22 2003-10-22 Method of fabricating under bump metallurgy structure and semiconductor wafer with solder bumps

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW092129231A TWI241658B (en) 2003-10-22 2003-10-22 Method of fabricating under bump metallurgy structure and semiconductor wafer with solder bumps

Publications (2)

Publication Number Publication Date
TW200515514A true TW200515514A (en) 2005-05-01
TWI241658B TWI241658B (en) 2005-10-11

Family

ID=37014010

Family Applications (1)

Application Number Title Priority Date Filing Date
TW092129231A TWI241658B (en) 2003-10-22 2003-10-22 Method of fabricating under bump metallurgy structure and semiconductor wafer with solder bumps

Country Status (1)

Country Link
TW (1) TWI241658B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI464929B (en) * 2011-03-16 2014-12-11 Lextar Electronics Corp Light source module with enhanced heat dissipation efficiency and embedded package structure thereof

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102676996A (en) * 2011-03-17 2012-09-19 北京广微积电科技有限公司 Metallization method for silicon chip

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI464929B (en) * 2011-03-16 2014-12-11 Lextar Electronics Corp Light source module with enhanced heat dissipation efficiency and embedded package structure thereof

Also Published As

Publication number Publication date
TWI241658B (en) 2005-10-11

Similar Documents

Publication Publication Date Title
CN100495694C (en) Semiconductor device
TWI358805B (en) Ultra slim semiconductor package and method of fab
US8344505B2 (en) Wafer level packaging of semiconductor chips
CN102593110B (en) Laminated inverted chip packaging structure of ultra-fine spacing welding plates and bottom filling material preparation method
JP2006521703A5 (en)
JP5535448B2 (en) Semiconductor device, semiconductor device mounting method, and semiconductor device mounting structure
TW201142998A (en) System-in-package
JP3163744U (en) Wafer bump structure
JP2018041906A (en) Method of manufacturing semiconductor device
JP2011044654A (en) Semiconductor device
KR20190125888A (en) Method of stacking multiple semiconductor dies
US20140061928A1 (en) Interconnection structure for semiconductor package
KR20120058118A (en) Method of fabricating stacked package, and method of mounting stacked package fabricated by the same
CN100468728C (en) Multi-chip semiconductor packaging structure and packaging method
US7170167B2 (en) Method for manufacturing wafer level chip scale package structure
US20070216003A1 (en) Semiconductor package with enhancing layer and method for manufacturing the same
JP4417974B2 (en) Manufacturing method of stacked semiconductor device
US20090091036A1 (en) Wafer structure with a buffer layer
TW200515514A (en) Method of fabricating under bump metallurgy structure and semiconductor wafer with solder bumps
US8558380B2 (en) Stack package and method for manufacturing the same
US7956450B2 (en) Multi-chip package
KR101121816B1 (en) Semiconductor device and manufacturing method thereof
JP3801188B2 (en) Semiconductor device and manufacturing method of semiconductor device
US9601374B2 (en) Semiconductor die assembly
TWI224376B (en) Flip-chip bonding process

Legal Events

Date Code Title Description
MK4A Expiration of patent term of an invention patent