SU335723A1 - - Google Patents

Description

This invention relates to the field of electronic computing.

Associative memory devices are known that contain an information storage device, edge keys associated with a detector array, an associative poll register, a mash-register, and a control unit.

The proposed device is characterized in that in it the loop-through contacts of the edge switches are connected to the read amplifiers of the detector array through a successively connected circuit that changes the gain of these amplifiers.

This increases the speed of the device by searching for three words that are closest to the associative criterion AK, i.e., words that differ in the minimum number of mismatches.

The drawing is a schematic diagram of the associative memory.

The device works as follows.

Before the start of the cycle from control device 1, there is an idle pulse reset, which sets the maximum sensitivity in reading amplifiers 2-9 using a gain change circuit 10. The gain value in amplifiers 2-9 becomes a secret, which is enough to amplify one mismatch signal each of the inputs of amplifiers 2-9 to

the keys // - 14 worked, i.e., the front contacts 15-18 closed, and the coordinate contacts 19-22 opened.

Thus, only if there is an exact match of the stored information in one or several cells of the information accumulator with the questionnaire AK, the contacts 15-18 connected to the outputs of the 2-B amplifiers do not switch. Next, the polling formers 23 are launched, and the entire information storage device is polled in parallel, as in the usual associative memory scheme. When polling, the mismatch signals are detected by the matrix 24 detectors. Moreover, the more mismatch signals (and therefore mismatching bits) are in the polled word compared to the AK, the greater the change from the neutral position causes the total mismatch signal of the detector, i.e. when interrogating the detectors of the matrix 24, which follows after interrogating the information accumulator, the amplitudes of the output stresses induced in the output windings of the matrix of the detectors 24 are proportional to the number of mismatches. With a large number of coincidences, proportionality can be extended only to a certain total amplitude, and then follows a decrease in the steepness of the output characteristic of the detector (saturation).

Assumed to them that all the words in the information accumulator do not match exactly with the Questionnaire AK. This means that after polling the matrix 24, the keys 11–14 will change their state along the x coordinates: contacts 15–18 will be closed, and contacts 19–22 will be open. Then, the start signal of generator 25 is received from the control unit 1. The pulse of generator 25 freely passes along the two 15- / 5 contacts and along the circuit: generator 25 is a delay line 26 and is fed to the input of the coincidence circuit 27. At the same time, to the second input of circuit 27 a voltage signal is generated that occurs on the resistance 28 during the passage of a current pulse (delay line 26 is chosen such that it delays the signal of generator 25 by the time the signal from generator 25 passes through closed contacts 15-18). At the output of the coincidence circuit 27, in this case, a signal appears, which enters the input of the inhibitor circuit 29. In the considered case, the prohibiting Input of the circuit 29 does not receive a signal, and therefore the input signal passes further through the circuit 29. The signal from the resistance 28 also enters the input of the gain variation circuit 10. When the signal arrives and the input of this circuit decreases, the gain of the amplifiers 2-9. If circuit 10 receives the first (after "reset") signal from resistance 28, then the sensitivity of amplifiers 2-9 decreases by an amount equal to the amplitude of one mismatch signal, if a second pulse arrives on circuit 10, then the sensitivity of amplifiers 2--9 decreases by equal to the sum of the amplitudes of the two mismatch signals, etc. From the output of circuit 29, the signal arrives at the start input of the interrogator forms 25, and a new search cycle of words begins that differs only from the interrogation AK in only one bit. The output of the switches 11-14, as well as the start of the generator 25 and the interrogator of the matrix 24, are also carried out from the output of the circuit 29. (The last circuits are not shown in the drawing).

Suppose that there are two words in the accumulator that do not coincide with the interrogation AK in one category (the detectors of these words are marked with asterisks in the drawing). For this case, after polling the matrix 24, the keys 12 and 13 do not "work, i.e. the contacts 16 and 17 will remain open, and the contacts 20 and 21 are closed. After starting the generator 25 through the circuit of contacts 15-20, its signal goes to the Xz output and starts the interrogation generator of the matrix 24 along the Y coordinate.

The scheme for finding the coordinates of closely matching words does not differ from the scheme for finding words with respect to the x coordinate, therefore it is not shown in the drawing.

From the output contact, 20 sigal is also supplied to the delay line circuit 31. The delay lines 30, 5 / and 32 must be such as to ensure a lag equal to

the time of selecting all words along one of the coordinates X. However, to reduce the delay, it is easy to modify this circuit so that the signal –– the end of the selection of the matched words along the Y coordinate, i.e. line keys // - 14 along the x coordinate. Since the key 13 also did not work (there is one closely matching word with the coordinates LGS), then the impulse from the delay line 31 passed through pin 21, on a bus x. Its action leads to re-polling of the matrix 24 in the coordinate lgs, and at the same time

is the address of the matched word in y coordinate. Passing through the delay line 52, this pulse, after selecting the matching word with the coordinates of the HzUz, generates a voltage signal at the resistance 28. By the time

delays 30-32 are significantly greater than the delay of line 26, then the matching circuit 27 does not have a pulse at the output. At the same time, the pulse voltage from the resistance 28 is fed to the input of the inhibitor circuit 55, and since the pulse

From generator 25 through the circuit: output 25 - delay line 26, has already ended, then the circuit 55 freely passes the input signal. This signal indicates that all matched or closely matched words are chosen.

It is possible that, despite a successive decrease in the sensitivity of amplifiers 2–9 n times, there are no words in the information accumulator that have

The difference with the questionnaire AK in n bits. If n is large (more than 4–5), then this case means that all stored words already have a significant figurative distinction that goes beyond accepted limits. For this example, the signal from the resistance 28, received by the gain change circuit 10 n + times after the reset signal, switches the circuit to a state of generation of pulses, indicating the absence

matched words (see fig. 1). Using the circuit 29, these pulses prohibit the subsequent start of the generator 25.

The number of steps for changing the threshold in each specific case is determined by the needs of the problem being solved and the technical capabilities of the elements. The limit number of steps for changing the sensitivity threshold can be equal to the width of the stored words.

Subject invention

An associative memory device containing an information storage device, connected through a matrix of detectors and through reading amplifiers with switches having pass-through and coordinate contacts, interrogation drivers connected to the information storage inputs, and a control device coordinating the operation of all nodes, characterized in that In order to increase the speed of the device, the pass-through contacts 5 of the keys are connected to the read amplifiers of the array of detectors through a gain change circuit.

FROM 29From 1GGP

/. , ///. rf // i.

 fffj // - / 1 / c-i - «- ffi

/ IT

shah is weak

ir m t